
File Edit Flow Tools Reports Window Layout View Help
Quick Access
Implementation Complete
Default Layout
Flow Navigator
ELABORATED DESIGN - xc7k70tfbv676-1
PROJECT MANAGER
Settings
Add Sources
Language Templates
IP Catalog
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Report Noise
Schematic
Open Dataflow Design
SYNTHESIS
Run Synthesis
Sources
Netlist
traffic_light
Nets (35)
Leaf Cells (20)
Properties
Select an object to see properties
Project Summary
Schematic
traffic_light.v
traffic_light_tb.v
18 Cells
5 I/O Ports
35 Nets
Tcl Console
Messages
Log
Reports
Design Runs
Name
Constraints
Status
WNS
TNS
WHS
THS
WBSS
TPWS
Total Power
Methodology
Failed Routes
RQA Score
QoR Suggestions
LUT
FF
BRAM
URAM
DSP
Start
synth_1 constrs_1 synth_design Complete! 11 7 0 0 0 8/21
impl_1 constrs_1 route_design Complete! NA NA NA NA NA 0.532 7 CW 0 11 7 0 0 0 8/21
35°C
Mostly sunny
Search
ENG
IN
37%
14:27
21-08-2026


File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Running opt_design Cancel
10 us
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - tb
PROJECT MANAGER
Settings
Add Sources
Language Templates
IP Catalog
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
Open Implemented Design
Scope
Sources
Name
Design Unit
Block Type
tb
tb
Verilog Module
uut
traffic_light
Verilog Module
glbl
glbl
Verilog Module
Objects
Protocol Instanc
Name
Value
Data Type
clk 1 Logic
reset 0 Logic
red 1 Logic
yellow 0 Logic
green 0 Logic
traffic_light.v
traffic_light_tb.v
Untitled 2
168.190 ns
Name
Value
0.000 ns
50.000 ns
100.000 ns
150.000 ns
200.
clk 1
reset 0
red 1
yellow 0
green 0
Tcl Console
Messages
Log
Reports
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2489.895 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Fri Aug 21 14:24:04 2026] Launched impl_1...
Run output will be captured here: C:/Users/mukes/project_34/project_34.runs/impl_1/runme.log
Type a Tcl command here
Sim Time: 210 ns
35°C
Mostly sunny
Search
ENG
IN
37%
14:24
21-08-2026