

SIMATS ENGINEERING

ASSESSMENT TOOL 1

COURSE NAME: COMPUTER ARCHITECTURE COURSE CODE: CSA12

COURSE OUTCOME COVERED

ANNEXURE A APPLICATION BASED QUESTIONS

Code of Conduct:

*I G. Naveen Kumar Reddy_(Name / Reg No) certify that this submission is my original work and that I have adhered to the guidelines specified for this assessment.
I understand that any violation of academic integrity rules will result in disciplinary action.*

Signature of the student:

ANNEXURE A

1. A smart city surveillance system processes continuous video feeds from multiple cameras, where large volumes of data are transferred between I/O devices, memory, and CPU. During peak hours, the system experiences lag and delayed response in threat detection. Analyze how the interaction between CPU, memory, and I/O contributes to this issue, and explain how different bus structures (single-bus vs multi-bus) and improvements in instruction execution cycle can enhance system performance.
2. A real-time stock trading application running on a processor executes millions of instructions per second, but users report delays in transaction processing during high load. The system has a high CPI due to frequent memory access and branch instructions. Examine how the fetch–decode–execute cycle impacts execution time in this scenario, and propose methods to reduce CPI and improve overall CPU performance using suitable architectural enhancements.
3. An embedded system based on an 8085 microprocessor is used in an industrial temperature control unit, where sensors provide input and actuators respond accordingly. However, incorrect temperature readings are occasionally processed due to improper use of addressing modes in the program. Discuss how different addressing modes influence data access, identify possible causes of such errors, and suggest how the instruction set of 8085 can be effectively used to ensure accurate and reliable operation.

4. A computing system uses an 8086 microprocessor with segmented memory for executing multiple programs simultaneously, but it encounters issues like incorrect data access and stack overflow errors. Evaluate how segmentation (code, data, and stack segments) works in 8086, analyze how improper segment handling can lead to such problems, and explain how instruction execution and addressing modes must be managed to ensure correct program execution.
5. A data communication system represents packet information in hexadecimal format for ease of debugging and transmission, but a software engineer mistakenly interprets values, leading to incorrect data processing. Analyze the importance of number system conversions between hexadecimal and binary in such systems, explain how errors in conversion can affect instruction execution, and discuss how efficient CPU design and benchmarking can help detect and minimize such issues in real-time systems.

MARKS ALLOCATION

Criteria	Understanding of Problem Context (20%)	Application of Concepts (20%)	Problem-Solving Approach (20%)	Accuracy of Solution (20%)	Clarity (20%)
Q1					
Q2					
Q3					
Q4					
Q5					

RUBRICS FOR CALCULATION:

Criteria	Weightage	Level 4 – Exemplary	Level 3 – Proficient	Level 2 – Developing	Level 1 – Beginning
Understanding of Problem Context	20	Clearly understands the problem and accurately identifies all requirements	Good understanding with minor gaps	Basic understanding; some requirements unclear	Poor understanding or misinterpretation of the problem
Application of Concepts	30	Accurately applies appropriate concepts to solve complex problems	Applies relevant concepts correctly with minor errors	Applies basic concepts with limited accuracy	Fails to apply appropriate concepts
Problem-Solving Approach	20	Logical, well-structured, and efficient approach	Mostly logical approach with minor gaps	Basic approach with some inconsistencies	Illogical or unclear approach
Accuracy of Solution	20	Completely correct solution with proper justification	Mostly correct with minor errors	Partially correct solution	Incorrect or incomplete solution
Clarity	10	Clear, well-organized, and properly explained solution	Understandable with minor clarity issues	Limited clarity and explanation	Poorly presented and difficult to understand

SIMATS ENGINEERING

Assessment Tool 1 – Application Based Questions Computer Architecture (CSA12)

Name	G. Naveen Kumar Reddy
Register No.	192525288
Course Outcome	CO1 (BL4) – CPU, Memory, Bus Structures and I/O Components


Q1. Smart City Surveillance System

Theory

A smart city surveillance system continuously captures live video from multiple cameras and transfers the data through I/O devices to main memory. The CPU fetches, decodes, and executes instructions to analyze video frames and detect threats. During peak hours, heavy traffic between CPU, memory, and I/O creates bottlenecks. A single-bus architecture allows only one transfer at a time, whereas a multi-bus architecture supports parallel communication and improves throughput. Performance can be enhanced using cache memory, DMA, instruction pipelining, multicore processors, and high-speed buses.

Schematic Diagram

**Q1. Smart City Surveillance System
Data & Control Flow**



Example Code

```
while(1){  
    frame = CaptureVideo();  
    StoreInMemory(frame);  
    cpu_fetch(frame);  
    cpu_decode();  
    cpu_execute();  
    if(threat_detected) DisplayAlert();  
}
```

Advantages

- Improves performance
- Reduces execution delay
- Efficient memory utilization
- Increases reliability

Conclusion

These architectural techniques improve system performance, speed, and reliability.


Q2. Real-Time Stock Trading Application

Theory

A real-time stock trading application executes millions of instructions every second. Frequent memory accesses, cache misses, and branch instructions increase CPI, resulting in higher execution time. Each instruction passes through Fetch, Decode, Execute, and Write Back stages. CPU performance is improved using cache memory, branch prediction, instruction pipelining, superscalar execution, and compiler optimization.

Schematic Diagram

Q2. Real-Time Stock Trading Application
Instruction Execution Cycle



Example Code

```
for(i=0; i<n; i++){  
  fetch();  
  decode();  
  execute();  
  writeback();  
}
```

Advantages

- Improves performance
- Reduces execution delay
- Efficient memory utilization
- Increases reliability

Conclusion

These architectural techniques improve system performance, speed, and reliability.


Q4. 8086 Segmented Memory

Theory

The Intel 8086 microprocessor uses segmented memory architecture to access 1 MB of memory. Memory is divided into Code, Data, Stack, and Extra segments. Physical Address = Segment $\times$ 10H + Offset. Correct segment management and addressing modes ensure reliable execution.

Schematic Diagram

Q4. 8086 Segmented Memory Architecture



Example Code

```
MOV AX, DATA
MOV DS, AX
MOV AL, [1000H]
ADD AL, 05H
MOV [1001H], AL
MOV AH, 4CH
INT 21H
```

Advantages

- Improves performance
- Reduces execution delay
- Efficient memory utilization
- Increases reliability

Conclusion

These architectural techniques improve system performance, speed, and reliability.