## **CM RTCESL 4.5 Release Notes**

## 1 Overview

These release notes are for the ARM® Cortex®-M0+, Cortex-M4(F), and Cortex-M7(F) Real Time Control Embedded Software Libraries release 4.5.

The purpose of this release is the MCUXpresso IDE support and bug fixes.

#### Contents

1	Overview	. 1
2	What is new	2
3	Description	.2





## 2 What is new

The new features of this release are:

- Added the new library object files compiled by the MCUXpresso IDE (GCC compiler) for all platforms.
- Added the new library integration chapter to the documentation.
- Added new general structures:
  - o GMCLIB\_2COOR\_AB\_T\_F16
  - o GMCLIB\_2COOR\_AB\_T\_F32
  - o GMCLIB 2COOR AB T FLT

The bug fixes and optimizations are:

- Removed the redundant code in the GFLIB\_Hyst\_FLT function.
- The data type in the observer structure of the AMCLIB\_PMSMBemfObsrvDQ\_A32fff function is fixed.
- The A2Gain and K2Gain parameters are not multiplied by the PI constant in the
- AMCLIB\_AngleTrackObsrv\_A32ff
- function.
- The ThGain input and ThGain parameter are not multiplied by the PI constant in the AMCLIB\_TrackObsrv\_A32af function.
- Fixed warning registers are not in the order of the GDFLIB FilterIIR1 F16 function.
- For all or more functions:
  - Removed the redundant includes
  - o Adjusted the inline optimization pragmas
  - Changed the RTCESL\_cfg include locations

# 3 Description

This release of RTCESL supports these platforms:

- ARM Cortex M0+
- ARM Cortex M4(F)
- ARM Cortex M7(F)

It contains these libraries:

- MLIB
- GFLIB
- GDFLIB
- GMCLIB
- AMCLIB

#### • PCLIB

## It is compiled on:

- MCUX 10.0.9\_562 IDE
- KDS 3.2.0 IDE
- IAR 8.20.1.14188 IDE
- Keil 5.23.0.0 IDE

## Optimization used:

- The accuracy is not guaranteed for some of the float functions in this version.
- The maximum speed optimization is used for all libraries on all compilers.
- The maximum balanced optimization is used for IAR CM4F and IAR CM7F because errors in the compilation with fpu.
- The GFLIB for CM0+, CM4(F), and CM7(F) was compiled with the Level 1 optimization in the Keil IDE, there were errors in the compilation.

# This is the list of algorithms contained in the release for the CM4(F) and CM7(F) (fixed-point 16-/32-bit, 32-bit single precision floating-point):

```
AMCLIB TrackObsrvInit F16
                                              GDFLIB FilterExp FLT
AMCLIB TrackObsrv F16
AMCLIB AngleTrackObsrvInit F16
                                             GFLIB Acos F16
AMCLIB AngleTrackObsrv F16
                                             GFLIB Asin F16
AMCLIB PMSMBemfObsrvDQInit F16
                                             GFLIB Atan F16
AMCLIB PMSMBemfObsrvDQ F16
                                             GFLIB AtanYX F16
AMCLIB PMSMBemfObsrvABInit F16
                                             GFLIB Cos F16
AMCLIB PMSMBemfObsrvAB F16
                                             GFLIB CtrlBetaIPpAWInit F16
AMCLIB CtrlFluxWkngInit F16
                                             GFLIB CtrlBetaIPpAW F16
AMCLIB CtrlFluxWkng F16
                                             GFLIB CtrlBetaIPDpAWInit F16
AMCLIB TrackObsrvInit A32af
                                             GFLIB CtrlBetaIPDpAW F16
AMCLIB TrackObsrv A32af
                                             GFLIB CtrlPIpAWInit F16
AMCLIB AngleTrackObsrvInit A32
                                             GFLIB CtrlPIpAW F16
AMCLIB AngleTrackObsrv A32ff
                                             GFLIB CtrlPIDpAWInit F16
AMCLIB PMSMBemfObsrvDQInit A32fff
                                             GFLIB CtrlPIDpAW F16
AMCLIB PMSMBemfObsrvDQ A32fff
                                             GFLIB DFlexRampInit F16
AMCLIB PMSMBemfObsrvABInit FLT
                                             GFLIB DFlexRampCalcIncr F16
AMCLIB PMSMBemfObsrvAB FLT
                                             GFLIB DFlexRamp F16
AMCLIB CtrlFluxWkngInit FLT
                                             GFLIB DRampInit F16
AMCLIB CtrlFluxWkng FLT
                                             GFLIB DRamp F16
AMCLIB ACIMRotFluxObsrvInit FLT
                                             GFLIB DRampInit F32
AMCLIB ACIMRotFluxObsrv FLT
                                             GFLIB DRamp F32
AMCLIB ACIMSpeedMRASInit FLT
                                             GFLIB FlexRampInit F16
AMCLIB ACIMSpeedMRAS FLT
                                             GFLIB FlexRampCalcIncr F16
AMCLIB ACIMCtrlMTPAInit FLT
                                             GFLIB FlexRamp F16
AMCLIB ACIMCtrlMTPA FLT
                                             GFLIB FlexSRampInit F16
                                             GFLIB FlexSRampCalcIncr F16
                                             GFLIB FlexSRamp F16
GDFLIB FilterMAInit F16
GDFLIB FilterMA F16
                                             GFLIB Hyst F16
GDFLIB FilterIIR1Init F16
                                             GFLIB IntegratorInit F16
GDFLIB FilterIIR1 F16
                                             GFLIB Integrator F16
GDFLIB FilterIIR2Init F16
                                             GFLIB Limit F16
GDFLIB FilterIIR2 F16
                                             GFLIB Limit F32
GDFLIB FilterIIR3Init F16
                                             GFLIB LowerLimit F16
GDFLIB FilterIIR3 F16
                                             GFLIB LowerLimit F32
GDFLIB FilterIIR4Init F16
                                             GFLIB Lut1D F16
GDFLIB FilterIIR4 F16
                                             GFLIB Lut1D F32
GDFLIB FilterExpInit F16
                                             GFLIB LutPer1D F16
GDFLIB FilterExp F16
                                             GFLIB LutPer1D F32
GDFLIB FilterMAInit FLT
                                             GFLIB RampInit F16
GDFLIB FilterMA FLT
                                             GFLIB Ramp F16
GDFLIB FilterIIR1Init FLT
                                             GFLIB RampInit F32
GDFLIB FilterIIR1 FLT
                                             GFLIB Ramp F32
GDFLIB FilterIIR2Init FLT
                                             GFLIB Sin F16
GDFLIB FilterIIR2 FLT
                                             GFLIB Sqrt F16
GDFLIB FilterIIR3Init FLT
                                             GFLIB Sqrt F161
GDFLIB FilterIIR3_FLT
                                             GFLIB Tan F16
GDFLIB FilterIIR4Init FLT
                                             GFLIB UpperLimit F16
GDFLIB FilterIIR4 FLT
                                             GFLIB UpperLimit F32
GDFLIB FilterExpInit FLT
                                             GFLIB VectorLimit F16
```

CDI ID 37	CMCLID BlimD-DDin B16666
GFLIB_VectorLimit1_F16	GMCLIB_ElimDcBusRip_F16fff
GFLIB_Acos_FLT	GMCLIB_ElimDcBusRip_F16sas
GFLIB_Asin_FLT	GMCLIB_ParkInv_F16
GFLIB_AtanYX_FLT	GMCLIB_ParkInv_FLT
GFLIB_AtanYX_A32f	GMCLIB_Park_F16
GFLIB Atan FLT	GMCLIB Park FLT
GFLIB Atan A32f	GMCLIB SvmDpwm F16
GFLIB Cos FLT	GMCLIB SvmExDpwm F16
GFLIB Cos FLTa	GMCLIB Symict F16
GFLIB CtrlBetaIPpAWInit FLT	GMCLIB SvmStd F16
GFLIB CtrlBetaIPpAW FLT	GMCLIB SvmU0n F16
GFLIB CtrlBetaIPDpAWInit FLT	GMCLIB SvmU7n F16
GFLIB CtrlBetaIPDpAW FLT	Greer Bound / II _ I To
· _ · _	MITD Abacat E16
GFLIB_CtrlPIDpAWInit_FLT	MLIB_AbsSat_F16
GFLIB_CtrlPIDpAW_FLT	MLIB_AbsSat_F32
GFLIB_CtrlPIpAWInit_FLT	MLIB_Abs_F16
GFLIB_CtrlPIpAW_FLT	MLIB_Abs_F32
<pre>GFLIB_DFlexRampInit_FLT</pre>	MLIB_Abs_FLT
<pre>GFLIB_DFlexRampCalcIncr_FLT</pre>	MLIB_Add4Sat_F16
GFLIB DFlexRamp FLT	MLIB Add4Sat F32
GFLIB DRampInit FLT	MLIB Add4 F16
GFLIB DRamp FLT	MLIB Add4 F32
GFLIB FlexRampInit FLT	MLIB Add4 FLT
GFLIB FlexRampCalcIncr FLT	MLIB AddSat F16
GFLIB FlexRamp FLT	MLIB AddSat F32
GFLIB FlexSRampInit FLT	MLIB Add A32as
GFLIB FlexSRampCalcIncr FLT	MLIB Add A32ss
GFLIB FlexSRamp FLT	MLIB Add F16
GFLIB Hyst FLT	MLIB Add F32
GFLIB IntegratorInit FLT	MLIB Add FLT
GFLIB Integrator FLT	MLIB Clb U161
GFLIB Limit FLT	MLIB Clb U16s
GFLIB LowerLimit FLT	MLIB ConvSc A32ff
<u> </u>	
GFLIB_Lut1DInit_FLT	MLIB_ConvSc_F16ff
GFLIB_Lut1D_FLT	MLIB_ConvSc_F32ff
GFLIB_LutPer1DInit_FLT	MLIB_ConvSc_FLTaf
GFLIB_LutPer1D_FLT	MLIB_ConvSc_FLTlf
GFLIB_RampInit_FLT	MLIB_ConvSc_FLTsf
GFLIB_Ramp_FLT	MLIB_Conv_A32f
GFLIB_Sin_FLT	MLIB_Conv_F16f
GFLIB_Sin_FLTa	MLIB_Conv_F161
GFLIB_Sqrt_FLT	MLIB_Conv_F32f
GFLIB_Tan_FLT	MLIB_Conv_F32s
GFLIB_Tan_FLTa	MLIB_Conv_FLTa
GFLIB_UpperLimit_FLT	MLIB_Conv_FLT1
GFLIB_VectorLimit_FLT	MLIB_Conv_FLTs
GFLIB_VectorLimit1_FLT	MLIB_Div1QSat_A32as
	MLIB_Div1QSat_F16
GMCLIB_ClarkInv_F16	MLIB_Div1QSat_F1611
GMCLIB ClarkInv FLT	MLIB Div1QSat F161s
GMCLIB_Clark_F16	MLIB_Div1QSat_F32
GMCLIB_Clark_FLT	MLIB_Div1QSat_F321s
GMCLIB DecouplingPMSM F16	MLIB Div1Q A32as
GMCLIB DecouplingPMSM FLT	MLIB Div1Q A3211
GMCLIB ElimDcBusRipFOC F16	MLIB Div1Q A321s
GMCLIB ElimDcBusRipFOC F16ff	MLIB Div1Q A32ss
<del>-</del>	— °—

MTTD D' 10 E16	MI ID M 40 + 500
MLIB_Div1Q_F16	MLIB_Mac4Sat_F32ssss
MLIB_Div1Q_F1611	MLIB_Mac4_F32ssss
MLIB_Div1Q_F16ls	MLIB_Mac4_FLT
MLIB Div1Q F32	MLIB MacRndSat F16
MLIB Div1Q F321s	MLIB MacRndSat F32
MLIB DivHw1QSat F16	MLIB MacRndSat F3211s
MLIB DivHw1QSat F1611	MLIB MacRnd A32ass
MLIB DivHwlQSat F161s	MLIB MacRnd F16
<del>-</del>	<del>-</del>
MLIB_DivHw1QSat_F32	MLIB_MacRnd_F32
MLIB_DivHw1QSat_F321s	MLIB_MacRnd_F3211s
MLIB_DivHw1QSat_F321s	MLIB_MacSat_F16
MLIB_DivHw1Q_A3211	MLIB_MacSat_F32
MLIB_DivHw1Q_A321s	MLIB_MacSat_F321ss
MLIB_DivHw1Q_A32ss	MLIB_Mac_A32ass
MLIB DivHw1Q F16	MLIB Mac F16
MLIB DivHw1Q F1611	MLIB Mac F32
MLIB DivHw1Q F161s	MLIB Mac F321ss
MLIB DivHw1Q F32	MLIB Mac FLT
MLIB DivHw1Q F321s	MLIB MnacRndSat F16
MLIB DivHw1Q F321s	MLIB MnacRndSat F32
MLIB DivHwSat F16	MLIB MnacRndSat F3211s
<del>-</del> -	
MLIB_DivHwSat_F1611	MLIB_MnacRnd_A32ass
MLIB_DivHwSat_F161s	MLIB_MnacRnd_F16
MLIB_DivHwSat_F32	MLIB_MnacRnd_F32
MLIB_DivHwSat_F321s	MLIB_MnacRnd_F3211s
MLIB_DivHwSat_F321s	MLIB_MnacSat_F16
MLIB_DivHw_A3211	MLIB_MnacSat_F32
MLIB_DivHw_A321s	MLIB_MnacSat_F321ss
MLIB DivHw A32ss	MLIB Mnac A32ass
MLIB DivHw F16	MLIB Mnac F16
MLIB DivHw F1611	MLIB Mnac F32
MLIB DivHw F161s	MLIB Mnac F321ss
MLIB DivHw F32	MLIB Mnac FLT
MLIB DivHw F321s	MLIB Msu4RndSat F16
MLIB DivHw F321s	MLIB Msu4RndSat F32
MLIB DivSat A32as	MLIB Msu4Rnd F16
MLIB_DivSat_F16	MLIB_Msu4Rnd_F32
MLIB_DivSat_F1611	MLIB_Msu4Sat_F32ssss
MLIB_DivSat_F161s	MLIB_Msu4_F32ssss
MLIB_DivSat_F32	MLIB_Msu4_FLT
MLIB_DivSat_F321s	MLIB_MsuRndSat_F16
MLIB_Div_A32as	MLIB_MsuRndSat_F32
MLIB_Div_A3211	MLIB_MsuRndSat_F3211s
MLIB Div A321s	MLIB MsuRnd A32ass
MLIB Div A32ss	MLIB MsuRnd F16
MLIB Div F16	MLIB MsuRnd F32
MLIB Div F1611	MLIB MsuRnd F3211s
MLIB Div F161s	MLIB MsuSat F16
MLIB Div F32	MLIB MsuSat F32
MLIB Div F321s	MLIB MsuSat F321ss
<del></del>	
MLIB_Div_FLT	MLIB_Msu_A32ass
MLIB_Log2_U16	MLIB_Msu_F16
MLIB_Mac4RndSat_F16	MLIB_Msu_F32
MLIB_Mac4RndSat_F32	MLIB_Msu_F321ss
MLIB_Mac4Rnd_F16	MLIB_Msu_FLT
MLIB_Mac4Rnd_F32	MLIB_MulNegRndSat_A32

MLIB Sat F16a MLIB MulNegRndSat F16as MLIB Sh1LSat\_F16 MLIB MulNegRnd A32 MLIB MulNegRnd F16 MLIB Sh1LSat F32 MLIB MulNegRnd F16as MLIB Sh1L F16 MLIB MulNegRnd F32 MLIB Sh1L F32 MLIB Sh1R F16 MLIB MulNegRnd F321s MLIB MulNegSat A32 MLIB Sh1R F32 MLIB MulNegSat F16as MLIB ShLBiSat F16 MLIB ShLBiSat F32 MLIB MulNeg A32 MLIB MulNeg F16 MLIB ShLBi F16 MLIB MulNeg F16as MLIB ShLBi F32 MLIB MulNeg F32 MLIB ShLSat F16 MLIB MulNeg F32ss MLIB ShLSat F32 MLIB ShL F16 MLIB MulNeg FLT MLIB MulRndSat A32 MLIB ShL F32 MLIB ShRBiSat F16 MLIB MulRndSat F16 MLIB MulRndSat F16as MLIB ShRBiSat F32 MLIB MulRndSat F32 MLIB ShRBi F16 MLIB MulRndSat F321s MLIB ShRBi F32 MLIB MulRnd A32 MLIB ShR F16 MLIB MulRnd F16 MLIB ShR F32 MLIB MulRnd F16as MLIB Sign F16 MLIB Sign F32 MLIB MulRnd F32 MLIB MulRnd F321s MLIB Sign FLT MLIB MulSat A32 MLIB Sub4Sat F16 MLIB MulSat F16 MLIB Sub4Sat F32 MLIB MulSat F16as MLIB Sub4 F16 MLIB MulSat F32 MLIB Sub4 F32 MLIB MulSat F32ss MLIB Sub4 FLT MLIB Mul A32 MLIB SubSat F16 MLIB\_Mul\_F16 MLIB SubSat F32 MLIB Mul F16as MLIB Sub A32as MLIB Mul F32 MLIB Sub A32ss MLIB Mul F32ss MLIB Sub F16 MLIB Mul FLT MLIB Sub F32 MLIB NegSat F16 MLIB Sub FLT MLIB NegSat F32 MLIB Neg F16 PCLIB Ctrl2P2ZInit F16 MLIB Neg F32 PCLIB Ctrl2P2Z F16 PCLIB Ctrl3P3ZInit F16 MLIB Neg FLT MLIB Rcp1Q A32s PCLIB Ctrl3P3Z F16 MLIB Rcp1 A32s PCLIB CtrlPIInit F16 MLIB RcpHw1Q A32s PCLIB CtrlPI F16 MLIB RcpHw1 A32s PCLIB CtrlPIandLPInit F16 MLIB RcpHw A32s PCLIB CtrlPIandLP F16 MLIB Rcp A32s PCLIB CtrlPIDInit F16 PCLIB CtrlPID F16 MLIB RndSat F161 MLIB Rnd F161

#### This is the list of algorithms contained in the release for CM0+ (fixed-point 16- and 32-bit):

AMCLIB\_TrackObsrvInit\_F16
AMCLIB\_TrackObsrv\_F16
AMCLIB\_AngleTrackObsrvInit\_F16

AMCLIB\_AngleTrackObsrv\_F16
AMCLIB\_PMSMBemfObsrvDQInit\_F16
AMCLIB\_PMSMBemfObsrvDQ\_F16

```
AMCLIB PMSMBemfObsrvABInit F16
                                              GMCLIB ParkInv F16
                                              GMCLIB DecouplingPMSM F16
AMCLIB PMSMBemfObsrvAB F16
AMCLIB CtrlFluxWkngInit F16
                                              GMCLIB ElimDcBusRipFOC F16
AMCLIB CtrlFluxWkng F16
                                              GMCLIB ElimDcBusRip F16sas
                                              GMCLIB SvmStd F16
GDFLIB FilterMAInit F16
                                              GMCLIB Symict F16
GDFLIB FilterMA F16
                                              GMCLIB SvmU0n F16
                                              GMCLIB SvmU7n F16
GDFLIB FilterIIR1Init F16
GDFLIB FilterIIR1 F16
                                              GMCLIB SvmDpwm F16
GDFLIB FilterIIR2Init F16
                                              GMCLIB SvmExDpwm F16
GDFLIB FilterIIR2 F16
GDFLIB FilterExpInit F16
                                              MLIB AbsSat F16
GDFLIB FilterExp F16
                                              MLIB AbsSat F32
                                              MLIB Abs F16
GFLIB Atan F16
                                              MLIB Abs F32
GFLIB AtanYX F16
                                              MLIB Add4Sat F16
GFLIB Cos F16
                                              MLIB Add4Sat F32
GFLIB CtrlBetaIPpAWInit F16
                                              MLIB Add4 F16
GFLIB CtrlBetaIPpAW F16
                                              MLIB Add4 F32
GFLIB CtrlPIpAWInit F16
                                             MLIB AddSat F16
GFLIB CtrlPIpAW F16
                                             MLIB AddSat F32
                                              MLIB Add A32as
GFLIB DFlexRampInit F16
GFLIB DFlexRampCalcIncr F16
                                              MLIB Add A32ss
                                              MLIB Add F16
GFLIB DFlexRamp F16
GFLIB DRampInit F16
                                              MLIB Add F32
GFLIB DRamp F16
                                              MLIB Clb U161
GFLIB DRampInit F32
                                              MLIB Clb U16s
GFLIB DRamp F32
                                              MLIB Conv F161
GFLIB FlexRampInit F16
                                              MLIB Conv F32s
GFLIB FlexRampCalcIncr F16
                                              MLIB Div1QSat A32as
GFLIB_FlexRamp_F16
                                              MLIB Div1QSat F16
GFLIB Hyst F16
                                              MLIB Div1QSat F1611
                                              MLIB Div1QSat F161s
GFLIB IntegratorInit F16
GFLIB Integrator F16
                                              MLIB Div1QSat F32
GFLIB Limit F16
                                              MLIB Div1QSat F321s
GFLIB Limit F32
                                              MLIB Div1Q A32as
GFLIB LowerLimit F16
                                              MLIB Div10 A3211
GFLIB LowerLimit F32
                                              MLIB Div1Q A321s
GFLIB Lut1D F16
                                              MLIB Div1Q A32ss
GFLIB Lut1D F32
                                              MLIB Div1Q F16
GFLIB LutPer1D F16
                                              MLIB Div10 F1611
GFLIB LutPer1D F32
                                              MLIB Div1Q F161s
GFLIB RampInit F16
                                              MLIB Div1Q F32
GFLIB Ramp F16
                                              MLIB Div1Q F321s
GFLIB RampInit F32
                                              MLIB DivSat A32as
GFLIB Ramp F32
                                              MLIB DivSat F16
GFLIB Sin F16
                                              MLIB DivSat F1611
GFLIB Sqrt F16
                                              MLIB DivSat F161s
GFLIB Sqrt F161
                                              MLIB DivSat F32
                                              MLIB DivSat F321s
GFLIB UpperLimit F16
GFLIB_UpperLimit F32
                                              MLIB Div A32as
GFLIB VectorLimit1 F16
                                              MLIB Div A3211
                                             MLIB Div A321s
GMCLIB Clark F16
                                             MLIB Div A32ss
GMCLIB ClarkInv F16
                                              MLIB Div F16
GMCLIB Park F16
                                              MLIB Div F1611
```

MLIB_Div_F16ls	MLIB_Msu_F32
MLIB_Div_F32	MLIB_Msu_F321ss
MLIB_Div_F321s	MLIB_MulNegRndSat_A32
MLIB_Log2_U16	MLIB_MulNegRndSat_F16as
MLIB_Mac4RndSat_F16	MLIB_MulNegRnd_A32
MLIB_Mac4RndSat_F32	MLIB_MulNegRnd_F16
MLIB_Mac4Rnd_F16	MLIB_MulNegRnd_F16as
MLIB_Mac4Rnd_F32	MLIB_MulNegRnd_F32
MLIB_Mac4Sat_F32ssss	MLIB_MulNegRnd_F321s
MLIB_Mac4_F32ssss	MLIB_MulNegSat_A32
MLIB_MacRndSat_F16	MLIB_MulNegSat_F16as
MLIB_MacRndSat_F32	MLIB_MulNeg_A32
MLIB_MacRndSat_F3211s	MLIB_MulNeg_F16
MLIB_MacRnd_A32ass	MLIB_MulNeg_F16as
MLIB_MacRnd_F16	MLIB_MulNeg_F32
MLIB_MacRnd_F32	MLIB_MulNeg_F32ss
MLIB_MacRnd_F3211s	MLIB_MulRndSat_A32
MLIB_MacSat_F16	MLIB_MulRndSat_F16
MLIB_MacSat_F32	MLIB_MulRndSat_F16as
MLIB_MacSat_F321ss	MLIB_MulRndSat_F32
MLIB_Mac_A32ass	MLIB_MulRndSat_F321s
MLIB_Mac_F16	MLIB_MulRnd_A32
MLIB_Mac_F32	MLIB_MulRnd_F16
MLIB_Mac_F321ss	MLIB_MulRnd_F16as
MLIB_MnacRndSat_F16	MLIB_MulRnd_F32
MLIB_MnacRndSat_F32	MLIB_MulRnd_F321s
MLIB_MnacRndSat_F3211s	MLIB_MulSat_A32
MLIB_MnacRnd_A32ass	MLIB_MulSat_F16
MLIB_MnacRnd_F16	MLIB_MulSat_F16as
MLIB_MnacRnd_F32	MLIB_MulSat_F32
MLIB_MnacRnd_F3211s	MLIB_MulSat_F32ss
MLIB_MnacSat_F16	MLIB_Mul_A32
MLIB_MnacSat_F32	MLIB_Mul_F16
MLIB_MnacSat_F321ss	MLIB_Mul_F16as
MLIB_Mnac_A32ass	MLIB_Mul_F32
MLIB_Mnac_F16	MLIB_Mul_F32ss
MLIB_Mnac_F32	MLIB_NegSat_F16
MLIB_Mnac_F321ss	MLIB_NegSat_F32
MLIB_Msu4RndSat_F16	MLIB_Neg_F16
MLIB_Msu4RndSat_F32	MLIB_Neg_F32
MLIB_Msu4Rnd_F16	MLIB_Rcp1Q_A32s
MLIB_Msu4Rnd_F32	MLIB_Rcp1_A32s
MLIB_Msu4Sat_F32ssss	MLIB_Rcp_A32s
MLIB_Msu4_F32ssss	MLIB_RndSat_F161
MLIB_MsuRndSat_F16	MLIB_Rnd_F161
MLIB_MsuRndSat_F32	MLIB_Sat_F16a
MLIB_MsuRndSat_F3211s	MLIB_Sh1LSat_F16
MLIB_MsuRnd_A32ass	MLIB_Sh1LSat_F32
MLIB_MsuRnd_F16	MLIB_Sh1L_F16
MLIB_MsuRnd_F32	MLIB_Sh1L_F32
MLIB_MsuRnd_F3211s	MLIB_Sh1R_F16
MLIB_MsuSat_F16	MLIB_Sh1R_F32
MLIB_MsuSat_F32	MLIB_ShLBiSat_F16
MLIB_MsuSat_F321ss	MLIB_ShLBiSat_F32
MLIB_Msu_A32ass	MLIB_ShLBi_F16
MLIB_Msu_F16	MLIB_ShLBi_F32

MLIB ShLSat F16 MLIB ShLSat F32 MLIB\_ShL\_F16 MLIB ShL F32 MLIB ShRBiSat F16 MLIB ShRBiSat F32 MLIB ShRBi F16 MLIB ShRBi F32 MLIB ShR F16 MLIB\_ShR\_F32 MLIB\_Sign\_F16 MLIB Sign F32 MLIB Sub4Sat F16 MLIB\_Sub4Sat\_F32 MLIB Sub4 F16 MLIB Sub4 F32 MLIB SubSat F16 MLIB SubSat F32 MLIB Sub A32as MLIB Sub A32ss MLIB Sub F16 MLIB Sub F32 PCLIB Ctrl2P2ZInit F16 PCLIB\_Ctrl2P2Z F16 PCLIB Ctrl3P3ZInit F16 PCLIB Ctrl3P3Z F16 PCLIB CtrlPIInit F16 PCLIB CtrlPI F16

PCLIB\_CtrlPIandLPInit\_F16 PCLIB\_CtrlPIandLP\_F16

#### How to Reach Us:

Home Page: www.nxp.com

Web Support:

www.nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, and the Freescale logo are the trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM Powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.





Document Number: CMFSLESL45RN

Rev. 0 11/2017