











#### LM139, LM239, LM339, LM139A LM239A, LM339A, LM2901, LM2901AV, LM2901V

SLCS006T -OCTOBER 1979-REVISED JUNE 2015

## LMx39x, LM2901xx Quad Differential Comparators

#### **Features**

- Wide Supply Ranges
  - Single Supply: 2 V to 36 V (Tested to 30 V for Non-V Devices and 32 V for V-Suffix Devices)
  - Dual Supplies: ±1 V to ±18 V (Tested to ±15 V for Non-V Devices and ±16 V for V-Suffix Devices)
- Low Supply-Current Drain Independent of Supply Voltage: 0.8 mA (Typical)
- Low Input Bias Current: 25 nA (Typical)
- Low Input Offset Current: 3 nA (Typical) (LM139)
- Low Input Offset Voltage: 2 mV (Typical)
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

## Applications

- Industrial
- Automotive
  - HEV/EV and Power Trains
  - Infotainment and Clusters
  - **Body Control Modules**
- **Power Supervision**
- Oscillators
- **Peak Detectors**
- Logic Voltage Translation

## 3 Description

The LMx39x and the LM2901xx devices consist of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible, as long as the difference between the two supplies is 2 V to 36 V, and V<sub>CC</sub> is at least 1.5 V more positive than the input commonmode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

The LM139 and LM139A devices are characterized for operation over the full military temperature range of -55°C to 125°C. The LM239 and LM239A devices are characterized for operation from -25°C to 125°C. The LM339 and LM339A devices are characterized for operation from 0°C to 70°C. The LM2901, LM2901AV, and LM2901V devices are characterized for operation from -40°C to 125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	CDIP (14)	21.30 mm × 7.60 mm							
LM139x	LCCC (20)	8.90 mm × 8.90 mm							
	CFP (14)	9.20 mm × 6.29 mm							
LM139x, LM239x, LM339x, LM2901x	SOIC (14)	8.70 mm × 3.90 mm							
LM239, LM339x, LM2901	PDIP (14)	19.30 mm × 6.40 mm							
LM239, LM2901	TSSOP (14)	5.00 mm × 4.40 mm							
LM339x, LM2901	SO (14)	10.20 mm × 5.30 mm							
LM339x	SSOP (14)	6.50 mm × 5.30 mm							

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic







## **Table of Contents**

1	Features 1	8	Detailed Description	10
2	Applications 1		8.1 Overview	10
3	Description 1		8.2 Functional Block Diagram	10
4	Revision History2		8.3 Feature Description	10
5	Device Comparison Table3		8.4 Device Functional Modes	10
6	Pin Configuration and Functions 4	9	Application and Implementation	11
7	Specifications		9.1 Application Information	11
•	7.1 Absolute Maximum Ratings		9.2 Typical Application	11
	7.2 ESD Ratings	10	Power Supply Recommendations	13
	7.3 Recommended Operating Conditions	11	Layout	13
	7.4 Thermal Information (14-Pin Packages)		11.1 Layout Guidelines	13
	7.5 Thermal Information (20-Pin Packages)		11.2 Layout Example	13
	7.6 Electrical Characteristics for LM139 and LM139A 6	12	Device and Documentation Support	14
	7.7 Electrical Characteristics for LMx39 and LMx39A 6		12.1 Related Links	
	7.8 Electrical Characteristics for LM2901		12.2 Community Resources	14
	7.9 Switching Characteristics for LM2901		12.3 Trademarks	14
	7.10 Switching Characteristics for LM139 and LM139A . 8		12.4 Electrostatic Discharge Caution	14
	7.11 Switching Characteristics for LMx39 and LMx39A . 8		12.5 Glossary	
	7.12 Typical Characteristics9	13	Mechanical, Packaging, and Orderable Information	14

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Deleted Ordering Information table.  Added Military Disclaimer to Features list.  Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section,	Page
•	Deleted Ordering Information table.	1
•	Added Military Disclaimer to Features list.	1
•	Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. No specification changes	





# 5 Device Comparison Table

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM139J, LM139AJ	CDIP (14)	21.30 mm × 7.60 mm
LM139FK, LM139AFK	LCCC (20)	8.90 mm × 8.90 mm
LM139W, LM139AW	CFP (14)	9.20 mm × 6.29 mm
LM139D, LM139AD, LM239D, LM293AD, LM339D, LM339AD, LM2901D	SOIC (14)	8.70 mm × 3.90 mm
LM239N, LM339N, LM339AN, LM2901N	PDIP (14)	19.30 mm × 6.40 mm
LM239PW, LM2901PW	TSSOP (14)	5.00 mm × 4.40 mm
LM339NS, LM339ANS, LM2901NS	SOP (14)	10.20 mm × 5.30 mm
LM339DB, LM339ADB	SSOP (14)	6.50 mm × 5.30 mm

Copyright © 1979–2015, Texas Instruments Incorporated

Submit Documentation Feedback



## 6 Pin Configuration and Functions

D, DB, N, NS, PW, J, or W Package SOIC, SSOP, PDIP, SO, TSSOP, CDIP, or CFP Top View





(1) NC = no internal connection.

#### **Pin Functions**

PIN									
NAME	D, J, W, B, PW, DB, N, NS	FK	I/O <sup>(1)</sup>	DESCRIPTION  Description input pin of the comparator 1					
1IN+	7	10	I	Positive input pin of the comparator 1					
1IN-	6	9	I	Negative input pin of the comparator 1					
1OUT	1	2	0	Output pin of the comparator 1					
2IN+	5	8	I	Positive input pin of the comparator 2					
2IN-	4	6	I	Negative input pin of the comparator 2					
2OUT	2	3	0	Output pin of the comparator 2					
3IN+	9	13	I	Positive input pin of the comparator 3					
3IN-	8	12	I	Negative input pin of the comparator 3					
3OUT	14	20	0	Output pin of the comparator 3					
4IN+	11	16	1	Positive input pin of the comparator 4					
4IN-	10	14	I	Negative input pin of the comparator 4					
4OUT	13	19	0	Output pin of the comparator 4					
GND	12	18	I	Ground					
$V_{CC}$	3	4	1	Supply pin					
		1							
		5							
NC		7		No consist (as internal acquestics)					
NC	_	11	<b>1</b> –	No connect (no internal connection)					
	15 17								
		17							

(1) I = Input, O = Output



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>			36	V	
V <sub>ID</sub>	Differential input voltage (3)			±36	V	
VI	Input voltage range (either input)	Input voltage range (either input)			V	
Vo	Output voltage	Output voltage			V	
Io	Output current			20	mA	
	Duration of output short circuit to ground <sup>(4)</sup>		Unlin	Unlimited		
TJ	Operating virtual-junction temperature			150	°C	
	Case temperature for 60 s	FK package		260	ů	
	Lead temperature 1.6 mm (1/16 in) from case for 60 s	J package		300	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Cupply voltage	Non-V devices	2	30	V
	Supply voltage	V devices	2	32	V
$T_{J}$	Junction temperature		-40	125	°C

#### 7.4 Thermal Information (14-Pin Packages)

	•			LI	Mx39, LM	2901			
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	J (CDIP)	W (CFP)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86	96	80	76	113			°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance						15.05	14.65	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 7.5 Thermal Information (20-Pin Packages)

	THERMAL METRIC <sup>(1)</sup>	LMx39, LM2901	UNIT
	I HERWAL METRICS	FK (LCCC)	UNII
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	5.61	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>2)</sup> All voltage values, except differential voltages, are with respect to network ground.

<sup>(3)</sup> Differential voltages are at xIN+ with respect to xIN-.

<sup>(4)</sup> Short circuits from outputs to V<sub>CC</sub> can cause excessive heating and eventual destruction.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.6 Electrical Characteristics for LM139 and LM139A

at specified free-air temperature, V<sub>CC</sub> = 5 V (unless otherwise noted)

PARAMETER		TEST CON	IDITIONS <sup>(1)</sup>	T <sub>A</sub> <sup>(2)</sup>	LM	LM139 LM139A			UNIT			
	PARAMETER	IESI CON	ייפאטוווטא	IA'-'	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
		$V_{CC} = 5 \text{ V to}$		25°C		2	5		1	2		
V <sub>IO</sub>	Input offset voltage	$V_{IC} = V_{ICR} m$ $V_{O} = 1.4 V$	in,	Full range			9			4	mV	
	Input offeet ourrent	\/ _ 1 1 \/		25°C		3	25		3	25	nA	
I <sub>IO</sub>	Input offset current	$V_0 = 1.4 \text{ V}$		Full range			100			100	ΠA	
	Input bigg gurrent	V <sub>O</sub> = 1.4 V		25°C		-25	-100		-25	-100	nA	
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 1.4 V		Full range			-300			-300	nA	
V	Common-mode input- voltage range <sup>(3)</sup>	Common-mode input-			25°C	0 to V <sub>CC</sub> - 1.5			0 to V <sub>CC</sub> - 1.5			V
V <sub>ICR</sub>				Full range	0 to V <sub>CC</sub> - 2			$V_{CC} - 2$			V	
A <sub>VD</sub>	Large-signal differential- voltage amplification	$V_{CC+} = \pm 7.5$ $V_{O} = -5 \text{ V to}$		25°C		200		50	200		V/mV	
	High lovel output ourrent	V <sub>ID</sub> = 1 V	$V_{OH} = 5 V$	25°C		0.1			0.1		nA	
I <sub>OH</sub>	High-level output current	VID = 1 V	V <sub>OH</sub> = 30 V	Full range			1			1	μΑ	
V	Low lovel output voltage	V - 1 V	1 - 4 m A	25°C		150	400		150	400	mV	
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -1 V$ ,	I <sub>OL</sub> = 4 IIIA	Full range			700			700	IIIV	
I <sub>OL</sub>	Low-level output current	$V_{ID} = -1 V$ ,	V <sub>OL</sub> = 1.5 V	25°C	6	16		6	16		mA	
I <sub>CC</sub>	Supply current (four comparators)	V <sub>O</sub> = 2.5 V,	No load	25°C		0.8	2		0.8	2	mA	

- (1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (2) Full range (MIN to MAX) for LM139 and LM139A is -55°C to 125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (3) The voltage at either input or common-mode must not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V<sub>CC+</sub> 1.5 V; however, one input can exceed V<sub>CC</sub>, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30 V without damage.

#### 7.7 Electrical Characteristics for LMx39 and LMx39A

at specified free-air temperature,  $V_{CC} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	T <sub>A</sub> <sup>(2)</sup>	LM:	239 339		LM2 LM3			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
		$V_{CC} = 5 \text{ V to } 30 \text{ V},$	25°C		2	5		1	3	
V <sub>IO</sub>	Input offset voltage	$V_{IC} = V_{ICR} \text{ min},$ $V_{O} = 1.4 \text{ V}$	Full range			9			4	mV
I <sub>IO</sub>	Input offeet ourrent	V = 1.4.V	25°C		5	50		5	50	nA
	Input offset current	$V_0 = 1.4 \text{ V}$	Full range			150			150	IIA
	Input bias current	vut bias current $V_O = 1.4 \text{ V}$	25°C		-25	-250		-25	-250	n 1
I <sub>IB</sub>			Full range			-400			-400	nA
\/	Common-mode input-	le input-	25°C	0 to V <sub>CC</sub> - 1.5			$V_{\rm CC} - 1.5$			٧
V <sub>ICR</sub>	Common-mode input- voltage range <sup>(3)</sup>		Full range	0 to V <sub>CC</sub> - 2			0 to V <sub>CC</sub> - 2			V
A <sub>VD</sub>	Large-signal differential- voltage amplification	$\begin{split} &V_{CC} = 15 \text{ V}, \\ &V_{O} = 1.4 \text{ V to } 11.4 \text{ V}, \\ &R_{L} \geq 15 \text{ k}\Omega \text{ to } V_{CC} \end{split}$	25°C	50	200		50	200		V/mV

- (1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (2) Full range (MIN to MAX) for LM239/LM239A is -25°C to 85°C, and for LM339/LM339A is 0°C to 70°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (3) The voltage at either input or common-mode must not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V<sub>CC+</sub> 1.5 V; however, one input can exceed V<sub>CC</sub>, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30 V without damage.



## Electrical Characteristics for LMx39 and LMx39A (continued)

at specified free-air temperature, V<sub>CC</sub> = 5 V (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS <sup>(1)</sup>	T <sub>A</sub> <sup>(2)</sup>		239 339		LM2 LM3		UNIT	
					MIN	TYP	MAX	MIN	TYP	MAX	
	High lovel output ourrent	\/ 4\/	V <sub>OH</sub> = 5 V	25°C		0.1	50		0.1	50	nA
I <sub>OH</sub>	High-level output current	$V_{ID} = 1 V$	V <sub>OH</sub> = 30 V	Full range			1			1	μΑ
.,	Lave lavel autout valtage	V 4.V	1 4 1	25°C		150	400		150	400	\/
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 4 \text{ mA}$	Full range			700			700	mV
I <sub>OL</sub>	Low-level output current	$V_{ID} = -1 V$ ,	V <sub>OL</sub> = 1.5 V	25°C	6	16		6	16		mA
I <sub>CC</sub>	Supply current (four comparators)	V <sub>O</sub> = 2.5 V,	No load	25°C		0.8	2		0.8	2	mA

#### 7.8 Electrical Characteristics for LM2901

at specified free-air temperature,  $V_{CC} = 5 \text{ V}$  (unless otherwise noted)

	D. D. L.	TEOT 0011	out.ou.o(1)	- (2)	LM	2901		UNIT	
	PARAMETER	TEST CONI	DITIONS	T <sub>A</sub> <sup>(2)</sup>	MIN	TYP	MAX	UNII	
			Non A devices	25°C		2	7		
.,	land offert valence	$V_{IC} = V_{ICR} \min$	Non-A devices	Full range			15	\/	
V <sub>IO</sub>	Input offset voltage	$V_O = 1.4 \text{ V},$ $V_{CC} = 5 \text{ V to MAX}^{(3)}$	A (6)	25°C		1	2	mV	
			A-suffix devices	Full range			4		
	Input offset surrent	V <sub>O</sub> = 1.4 V		25°C		5	50	nA	
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 1.4 V		Full range			200	ΠA	
	land him administ	\/ 4.4\/		25°C		-25	-250	Λ	
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 1.4 V		Full range			-500	nA	
V	Common-mode input-			25°C	0 to V <sub>CC</sub> - 1.5			V	
V <sub>ICR</sub>	voltage range (4)			Full range	$0 \text{ to } V_{CC} - 2$			V	
A <sub>VD</sub>	Large-signal differential- voltage amplification	$V_{CC} = 15 \text{ V}, V_{O} = 1.4 \text{ V}$ $R_{L} \ge 15 \text{ k}\Omega \text{ to } V_{CC}$	to 11.4 V,	25°C	25	100		V/mV	
	High lavel autout aumant	V 4.V	V <sub>OH</sub> = 5 V	25°C		0.1	50	nA	
I <sub>OH</sub>	High-level output current	$V_{ID} = 1 V$	$V_{OH} = V_{CC} MAX^{(3)}$	Full range			1	μΑ	
			Non-V devices	25°C		150	500		
$V_{OL}$	Low-level output voltage	$V_{ID} = -1 V$ , $I_{OI} = 4 \text{ mA}$	V-suffix devices	25 C		150	400	mV	
		IOL = Time	All devices	Full range			700		
I <sub>OL</sub>	Low-level output current	$V_{ID} = -1 V$ ,	$V_{OL} = 1.5 V$	25°C	6	16		mA	
	Supply current	V <sub>O</sub> = 2.5 V,	V <sub>CC</sub> = 5 V	25°C		0.8	2	mA	
I <sub>CC</sub>	(four comparators)	No load	$V_{CC} = MAX^{(3)}$	20 0		1	2.5	IIIA	

<sup>(1)</sup> All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

<sup>(2)</sup> Full range (MIN to MAX) for LM2901 is -40°C to 125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

<sup>(3)</sup> V<sub>CC</sub> MAX = 30 V for non-V devices, and 32 V for V-suffix devices

<sup>(4)</sup> The voltage at either input or common-mode must not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V<sub>CC+</sub> – 1.5 V; however, one input can exceed V<sub>CC</sub>, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to V<sub>CC</sub> MAX without damage.



## 7.9 Switching Characteristics for LM2901

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST COND	PARTITIONS	LM2901	UNIT
PARAMETER	TEST COND	THONS	TYP	UNIT
Response time	$R_L$ connected to 5 V through 5.1 kΩ, $C_L = 15 \text{ pF}^{(1)(2)}$	100-mV input step with 5-mV overdrive	1.3	
Response tille	$C_L = 15 \text{ pF}^{(1)(2)}$	TTL-level input step	0.3	μs

## 7.10 Switching Characteristics for LM139 and LM139A

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST COI	NDITIONS	LM139 LM139A TYP	UNIT
Dannara tima	$R_1$ connected to 5 V through 5.1 k $\Omega$ ,	100-mV input step with 5-mV overdrive	1.3	
Response time	$R_L$ connected to 5 V through 5.1 k $\Omega$ , $C_L$ = 15 pF <sup>(1)(2)</sup>	TTL-level input step	0.3	μs

C<sub>L</sub> includes probe and jig capacitance.

## 7.11 Switching Characteristics for LMx39 and LMx39A

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST CON	DITIONS	LM239 LM239A LM339 LM339A	UNIT
			TYP	
Response time	$R_L$ connected to 5 V through 5.1 k $\Omega$ ,	100-mV input step with 5-mV overdrive	1.3	
	$R_L$ connected to 5 V through 5.1 k $\Omega$ , $C_L$ = 15 pF <sup>(1)(2)</sup>	TTL-level input step	0.3	μs

 $C_{\text{L}}$  includes probe and jig capacitance.

 $C_L$  includes probe and jig capacitance. The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



### 7.12 Typical Characteristics




Figure 1. Supply Current vs Supply Voltage




Figure 2. Input Bias Current vs Supply Voltage




Figure 3. Output Saturation Voltage




Figure 4. Response Time for Various Overdrives

Negative Transition



Figure 5. Response Time for Various Overdrives
Positive Transition

#### 8 Detailed Description

#### 8.1 Overview

The LMx39 is a dual comparator with the ability to operate up to 36 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to very wide supply voltages range (2 V to 36 V), low Iq, and fast response of the device.

This device is Q100 qualified and can operate over a wide temperature range (-40°C to 125°C).

The open-drain output allows the user to configure the output logic low voltage (V<sub>OL</sub>) and allows the comparator to be used in AND functionality.

#### 8.2 Functional Block Diagram




Figure 6. Schematic (Each Comparator)

### 8.3 Feature Description

LMx39 consists of a PNP Darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common-mode voltage capability, allowing LMx39 to accurately function from ground to  $(V_{CC}-1.5\ V)$  differential input. This is enables much head room for modern day supplies of 3.3 V and 5 V.

The output consists of an open-drain NPN (pulldown or low-side) transistor. The output NPN sinks current when the positive input voltage is higher than the negative input voltage and the offset voltage. The VOL is resistive and scales with the output current. See the *Specifications* section for  $V_{OL}$  values with respect to the output current.

#### 8.4 Device Functional Modes

#### 8.4.1 Voltage Comparison

The LMx39 operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pullup) based on the input differential polarity.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

#### 9.1 Application Information

Typically, the LMx39 compares either a single signal to a reference or two signals. Many users take advantage of the open-drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMx39 optimal for level shifting to a higher or lower voltage.

## 9.2 Typical Application




Figure 7. Single-ended and Differential Comparator Configurations

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	0 V to Vsup-1.5 V
Supply Voltage	2 V to 36 V
Logic Supply Voltage	2 V to 36 V
Output Current (R <sub>PULLUP</sub> )	1 μA to 20 mA
Input Overdrive Voltage	100 mV
Reference Voltage	2.5 V
Load Capacitance (C <sub>L</sub> )	15 pF

**Table 1. Design Parameters** 

#### 9.2.2 Detailed Design Procedure

When using LMx39 in a general comparator application, determine the following:

- Input voltage range
- · Minimum overdrive voltage
- Output and drive current
- Response time

#### 9.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common-mode voltage range ( $V_{ICR}$ ) must be taken in to account. If temperature operation is above or below 25°C the  $V_{ICR}$  can range from 0 V to  $V_{CC}$ - 2 V. This limits the input voltage range to as high as  $V_{CC}$ - 2 V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.



The following list describes the outcomes of some input voltage situations.

- When both IN– and IN+ are both within the common-mode range:
  - If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
  - If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

#### 9.2.2.2 Minimum Overdrive Voltage

Overdrive voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage ( $V_{IO}$ ). In order to make an accurate comparison, the overdrive voltage ( $V_{OD}$ ) must be higher than the input offset voltage ( $V_{IO}$ ). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 8 and Figure 9 show positive and negative response times with respect to overdrive voltage.

### 9.2.2.3 Output and Drive Current

Output current is determined by the load and pullup resistance and logic and pullup voltage. The output current produces a low-level output voltage ( $V_{OL}$ ) from the comparator, where  $V_{OL}$  is proportional to the output current.

The output current can also effect the transient response.

#### 9.2.2.4 Response Time

The load capacitance  $(C_L)$ , pullup resistance  $(R_{PULLUP})$ , and equivalent collector-emitter resistance  $(R_{CE})$  levels determine the transient response. Equation 1 approximates the positive response time. Equation 2 approximates the negative response time. Equation 3 calculates the collector-emitter resistance.

$$\tau_{P} \cong R_{PULLUP} \times C_{L} \tag{1}$$

$$\tau_{\mathsf{N}} \cong \mathsf{R}_{\mathsf{CE}} \times \mathsf{C}_{\mathsf{L}} \tag{2}$$

$$R_{CE} = \frac{V_{OL}}{I_{OUT}}$$

where


• V<sub>OL</sub> is the low-level output voltage

• I<sub>OUT</sub> is the output current (3)



#### 9.2.3 Application Curves

Figure 8 and Figure 9 were generated with scope probe parasitic capacitance of 50 pF.



## 10 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can affect the common-mode range of the comparator input and create an inaccurate comparison.

### 11 Layout

#### 11.1 Layout Guidelines

To create an accurate comparator application without hysteresis, maintain a stable power supply with minimized noise and glitches, which can affect the high level input common-mode voltage range. To achieve this accuracy, add a bypass capacitor between the supply voltage and ground. Place a bypass capacitor on the positive power supply and negative supply (if available).

#### **NOTE**

If a negative supply is not being used, do not place a capacitor between the GND pin of the device and system ground.

#### 11.2 Layout Example




Figure 10. LMx39 Layout Example



## 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM139	Click here	Click here	Click here	Click here	Click here
LM239	Click here	Click here	Click here	Click here	Click here
LM339	Click here	Click here	Click here	Click here	Click here
LM139A	Click here	Click here	Click here	Click here	Click here
LM239A	Click here	Click here	Click here	Click here	Click here
LM339A	Click here	Click here	Click here	Click here	Click here
LM2901	Click here	Click here	Click here	Click here	Click here
LM2901AV	Click here	Click here	Click here	Click here	Click here
LM2901V	Click here	Click here	Click here	Click here	Click here

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Submit Documentation Feedback





25-Apr-2017

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	0010			-	(2)	(6)	(3)		(4/5)	
5962-7700801VCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7700801VC A LM139JQMLV	Samples
5962-87739012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87739012A LM139AFKB	Samples
5962-8773901CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8773901CA LM139AJB	Samples
5962-8773901DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8773901DA LM139AWB	Samples
5962-9673802V9B	ACTIVE	XCEPT	KGD	0	100	TBD	Call TI	N / A for Pkg Type	-55 to 125		Samples
5962-9673802VCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9673802VC A LM139AJQMLV	Samples
77008012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	77008012A LM139FKB	Samples
7700801CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700801CA LM139JB	Samples
7700801DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700801DA LM139WB	Samples
JM38510/11201BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510 /11201BCA	Samples
LM139AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139AFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87739012A LM139AFKB	Samples
LM139AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	LM139AJ	Samples





Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM139AJB	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8773901CA LM139AJB	Samples
LM139AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	LM139AW	Samples
LM139AWB	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8773901DA LM139AWB	Samples
LM139D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM139DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM139DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM139DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM139FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	LM139FK	Samples
LM139FKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	77008012A LM139FKB	Samples
LM139J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	LM139J	Samples
LM139JB	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700801CA LM139JB	Samples
LM139W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	LM139W	Samples
LM139WB	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	7700801DA LM139WB	Samples
LM239AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples





Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM239ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239DRG3	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU   CU SN	N / A for Pkg Type	-25 to 85	LM239N	Samples
LM239NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-25 to 85	LM239N	Samples
LM239PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM239PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM239PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM239PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM239PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM2901AVQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901AV	Samples
LM2901AVQDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901AV	Samples
LM2901AVQPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901AV	Samples
LM2901AVQPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901AV	Samples



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM2901D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRG3	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	LM2901N	Samples
LM2901NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	LM2901N	Samples
LM2901NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901NSRG4	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWRG3	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901VQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM2901VQDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM2901VQPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM2901VQPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM339AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU   CU SN	N / A for Pkg Type	0 to 70	LM339AN	Samples
LM339ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	LM339AN	Samples
LM339ANSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ANSRG4	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples





Orderable Device Sta		Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM339APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	CU NIPDAU Level-1-260C-UNLIM		LM339	Samples
LM339DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DRG3	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU   CU SN	N / A for Pkg Type	0 to 70	LM339N	Samples
LM339NE3	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	LM339N	Samples
LM339NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	LM339N	Samples
LM339NSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 70	L339	Samples



## PACKAGE OPTION ADDENDUM

25-Apr-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM339PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWRG3	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples
M38510/11201BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510 /11201BCA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

25-Apr-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM139, LM139-SP, LM239A, LM2901, LM2901AV, LM2901V:

• Catalog: LM139

Automotive: LM239A-Q1, LM2901-Q1, LM2901AV-Q1, LM2901V-Q1

● Enhanced Product: LM239A-EP

Space: LM139-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Feb-2017

## TAPE AND REEL INFORMATION





- 1	-	
	A0	Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	D1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM139ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM239DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
LM239DRG3	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM239DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM239PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM239PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901AVQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901AVQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901DR	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Feb-2017

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2901DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
LM2901DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
LM2901DRG3	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM2901DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901NSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM2901PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901VQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901VQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
LM339ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339ADR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
LM339ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM339APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339DBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
LM339DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
LM339DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
LM339DRG3	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM339DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 9-Feb-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM139ADR	SOIC	D	14	2500	367.0	367.0	38.0
LM139DR	SOIC	D	14	2500	367.0	367.0	38.0
LM239ADR	SOIC	D	14	2500	367.0	367.0	38.0
LM239ADR	SOIC	D	14	2500	333.2	345.9	28.6
LM239DR	SOIC	D	14	2500	364.0	364.0	27.0
LM239DR	SOIC	D	14	2500	333.2	345.9	28.6
LM239DR	SOIC	D	14	2500	367.0	367.0	38.0
LM239DR	SOIC	D	14	2500	333.2	345.9	28.6
LM239DRG3	SOIC	D	14	2500	364.0	364.0	27.0
LM239DRG3	SOIC	D	14	2500	333.2	345.9	28.6
LM239DRG4	SOIC	D	14	2500	333.2	345.9	28.6
LM239PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM239PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LM239PWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901AVQPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901AVQPWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901DR	SOIC	D	14	2500	333.2	345.9	28.6
LM2901DR	SOIC	D	14	2500	333.2	345.9	28.6
LM2901DR	SOIC	D	14	2500	364.0	364.0	27.0
LM2901DR	SOIC	D	14	2500	367.0	367.0	38.0



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Feb-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2901DRG3	SOIC	D	14	2500	364.0	364.0	27.0
LM2901DRG3	SOIC	D	14	2500	333.2	345.9	28.6
LM2901DRG4	SOIC	D	14	2500	333.2	345.9	28.6
LM2901NSR	SO	NS	14	2000	367.0	367.0	38.0
LM2901PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LM2901PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901PWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
LM2901PWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901VQPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901VQPWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM339ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
LM339ADR	SOIC	D	14	2500	367.0	367.0	38.0
LM339ADR	SOIC	D	14	2500	333.2	345.9	28.6
LM339ADR	SOIC	D	14	2500	364.0	364.0	27.0
LM339ADRG4	SOIC	D	14	2500	333.2	345.9	28.6
LM339ANSR	SO	NS	14	2000	367.0	367.0	38.0
LM339APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM339APWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LM339APWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM339DBR	SSOP	DB	14	2000	367.0	367.0	38.0
LM339DR	SOIC	D	14	2500	367.0	367.0	38.0
LM339DR	SOIC	D	14	2500	364.0	364.0	27.0
LM339DR	SOIC	D	14	2500	333.2	345.9	28.6
LM339DRG3	SOIC	D	14	2500	364.0	364.0	27.0
LM339DRG3	SOIC	D	14	2500	333.2	345.9	28.6
LM339DRG4	SOIC	D	14	2500	333.2	345.9	28.6
LM339PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LM339PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM339PWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
LM339PWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.