
FPGA Homework - 6

Parham Alvani (9231058)

May 30, 2016

1 PROBLEM 1

Intellectual property core, IP core, or IP block is a reusable unit of logic, cell, or chip layout design that is the intellectual property of one party.

We use IP cores in order to design our system modular.

IP cores must be:

- customizable and configurable
- proper number of I/O ports

USB interface, CORDIC, MD5, ...

IP cores categorize into following groups: (flexibility and portability decrease from top to down)

- Soft IP
- Firm IP
- Hard IP