In The Name of God

COMPUTER ENGINEERING DEPARTMENT OF AMIRKABIR UNIVERSITY OF TECHNOLOGY

FPGA Homework - 2

Parham Alvani (9231058)

April 3, 2016

1 Problem 2

```
-- Author:
                Parham Alvani (parham.alvani@gmail.com)
-- Create Date: 23-03-2016
-- Module Name: p2.vhd
library IEEE;
use IEEE.std_logic_1164.all;
entity clk_dvdr is
       port (clk : in std_logic;
            clk_2, clk_5 : out std_logic);
end entity;
architecture BEHAVIORAL of clk_dvdr is
       signal clk_2_tmp : std_logic := '0';
       signal clk_5_tmp : std_logic := '0';
begin
        -- divide clock by 2:
        -- counter values: 0 ... 1;
       process (clk)
               variable clk_2_var : integer := 0;
```

```
begin
                if clk'event and clk = '1' then
                        clk_2_var := clk_2_var + 1;
                         if clk_2_var = 1 then
                                 clk_2_var := 0;
                                 clk_2_tmp <= not clk_2_tmp;</pre>
                        end if;
                end if;
        end process;
        -- divide clock by 5:
        -- counter values: 0 ... 3; toggle: true;
        -- counter values: 0 ... 2; toggle: false;
        process (clk)
                variable clk_5_var : integer := 0;
                variable clk_5_toggle : boolean := false;
        begin
                if clk'event then
                        clk_5_var := clk_5_var + 1;
                         if clk_5_var = 3 and clk_5_toggle then
                                 clk_5_var := 0;
                                 clk_5_tmp <= not clk_5_tmp;</pre>
                                 clk_5_toggle := not clk_5_toggle;
                        elsif clk_5_var = 2 and not clk_5_toggle then
                                 clk_5_var := 0;
                                 clk_5_tmp <= not clk_5_tmp;</pre>
                                 clk_5_toggle := not clk_5_toggle;
                         end if;
                end if;
        end process;
        clk_2 <= clk_2_tmp;</pre>
        clk_5 <= clk_5_tmp;</pre>
end architecture BEHAVIORAL;
                              2 PROBLEM 3
-- Author: Parham Alvani (parham.alvani@gmail.com)
-- Create Date: 30-03-2016
-- Module Name: p2.vhd
```

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity eight_bin_to_bcd is
        port (data_in : in std_logic_vector (7 downto 0);
                clk : in std_logic;
                RO, R1, R2 : out std_logic_vector (3 downto 0));
end entity eight_bin_to_bcd;
architecture rtl of eight_bin_to_bcd is
        signal R_t0, R_t1, R_t2 : std_logic_vector (3 downto 0);
begin
        process (clk, data_in)
                variable data_buff : std_logic_vector (7 downto 0);
        begin
                if data_in'event then
                        data_buff := data_in;
                        R_t0 \le "0000";
                        R_t1 <= "0000";
                        R_t2 \le "0000";
                elsif clk'event and clk = '1' then
                        if data_buff >= "01100100" then
                                data_buff := data_buff - "01100100";
                                R_t2 \le R_t2 + "0001";
                        elsif data_buff >= "00001010" then
                                data_buff := data_buff - "00001010";
                                 R_t1 \le R_t1 + "0001";
                        elsif data_buff >= "00000001" then
                                data_buff := data_buff - "00000001";
                                R_t0 \le R_t0 + "0001";
                        else
                                RO <= R_t0;
                                R1 <= R_t1;
                                R2 <= R_t2;
                        end if;
                end if;
        end process;
end architecture rtl;
```

3 PROBLEM 4

Variables

- Provide convenient mechanism for local storage
- Scope is process in which they are declared
- All variable assignments take place immediately

• Signals

- Used for communication between VHDL components
- Real, physical signals in system often mapped to VHDL signals
- ALL VHDL signal assignments require either delta cycle or user-specified delay before new value is assumed

4 PROBLEM 5

A VHDL entity can have different VHDL architectures. You can select the correct binding between entity and achitecture with the configuration. The entity is describing the inputs and outputs.

5 PROBLEM 6

6 Problem 7

7 PROBLEM 8

```
begin
        temp_diff <= temp_sense - temp_needed;</pre>
        command <= false when temp_diff >= 2 else
                    true when temp_diff <= -2;</pre>
end architecture rtl;
architecture behavioral of thermostat_ctrl is
begin
        process (temp_needed, temp_sense)
        begin
                 if temp_sense - temp_needed >= 2 then
                          command <= false;</pre>
                 elsif temp_needed - temp_sense >= 2 then
                          command <= true;</pre>
                 end if;
        end process;
end architecture behavioral;
```

8 PROBLEM 9

```
-- Author: Parham Alvani (parham.alvani@qmail.com)
-- Create Date: 28-03-2016
-- Module Name: p9.vhd
______
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity counter is
       generic (N : integer := 4);
       port (clk, reset : in std_logic;
               count : out std_logic_vector (N - 1 downto 0));
end entity;
architecture behavioral of counter is
begin
       process (clk, reset)
               variable count_buff : std_logic_vector (N - 1 downto 0) := (others => '0')
       begin
               if clk'event and clk = '1' then
                       count_buff := count_buff + '1';
```

9 PROBLEM 10

```
-- Author:
               Parham Alvani (parham.alvani@gmail.com)
-- Create Date: 29-03-2016
-- Module Name: p10.vhd
______
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.numeric_std.all;
entity squart is
       generic (N : integer := 8);
       port (clk : in std_logic;
              data_in : in std_logic_vector (N - 1 downto 0);
              data_out : out std_logic_vector (N - 1 downto 0));
end squart;
architecture rtl of squart is
       signal result : std_logic_vector (N - 1 downto 0);
       signal mask : std_logic_vector (N - 1 downto 0);
begin
       process (clk, data_in)
              variable data_buff : std_logic_vector (N - 1 downto 0);
       begin
              if data_in'event then
                      data_buff := data_in;
                      mask <= ((N - 2) => '1', others => '0');
                      result <= (others => '0');
              elsif clk'event and clk = '1' then
                      if mask > data_in then
                             mask <= std_logic_vector(shift_right(unsigned(mask), 2));</pre>
```

10 Problem 11

```
-- Author: Parham Alvani (parham.alvani@gmail.com)
-- Create Date: 28-03-2016
-- Module Name: p11.vhd
______
library IEEE;
use IEEE.std_logic_1164.all;
entity n_shift_register is
       generic (N : integer := 32);
       port (serial_in : in std_logic;
              w_s : in std_logic := '1';
              clk : in std_logic;
              serial_out : out std_logic;
              parallel_in : in std_logic_vector (N - 1 downto 0);
              parallel_out : out std_logic_vector (N - 1 downto 0));
end entity n_shift_register;
architecture rtl of n_shift_register is
       component d_register is
              port (d, clk : in std_logic;
                     q : out std_logic);
       end component;
       for all:d_register use entity work.d_register;
       signal Q : std_logic_vector (N downto 0);
```

```
signal D : std_logic_vector (N downto 1);
begin
       Q(0) <= serial_in;
       serial_out <= Q(N);</pre>
       registers: for I in 1 to N generate
              D(I) \leftarrow Q(I - 1) when w_s = '1' else parallel_in(I - 1);
              ds : d_register port map (D(I), clk, Q(I));
              parallel_out(I - 1) <= Q(I);</pre>
       end generate registers;
end architecture rtl;
-- Author: Parham Alvani (parham.alvani@gmail.com)
-- Create Date: 22-02-2016
-- Module Name: register.vhd
______
library IEEE;
use IEEE.std_logic_1164.all;
entity d_register is
       port (d, clk : in std_logic;
              q : out std_logic);
end entity d_register;
architecture behavioral of d_register is
begin
       process (clk)
       begin
              if clk = '1' and clk'event then
                      q \ll d;
              end if;
       end process;
end architecture behavioral;
```