Digital
System
Design



20160458 김지우

20160521 유영미

20170629 정소연

CONTENTS

01

02

03

04

05

소개

팀원 소개 & 역할 분담 기존 Mu0

기본 메모리 동작

block Diagram

- FSM
- Datapath

State table

설계과정

확장 Mu0

block Diagram

- FSM
- Datapath

설계과정

State table

결과 분석

결론

기존 MU0

- Simulation plan
- Simulation result
- Assembly와 비교

확장된 MU0

- Simulation plan
- Simulation result
- Assembly와 비교

합성 결과

01

Introduction

Introduction



김지우

- FSM 설계
- Mu0 Processor 설계
- 확정된 Mu0 processor 설계
- Mu0 processor Datapath 통합



유영미

- Mu0 Processor 설계(Datapath)
- 확장된 Mu0 Processor 설계(Datapath)
- Mu0 Processor 오류 검사 및 보안
- PPT 작성



정소연

- Mu0 Processor 설계
- 확장된 Mu0 Processor 설계
- Instruction 및 sigma simulation 분석
- 보고서 작성
- 메모리 설계

02 기존 Mu0 Processor

메모리


명령어

16bit Data

INOUT BUS

주소 BUS

DATA BUS




EX 실행

FT 다음 명령어 준비







EX 실행




	1 n	puts				Outputs									
	Opcod	le E	x/ft	ACC	15		Bse	el	PCc	e A	CC	oe M	ŒM	Irq Ex	/f
Instruc	tion .	Rese	t.	ACC	7	As	el. A	ACC	ce.	IRce		ALUfs	+	RnW	+
Reset	XXXX	1	X	X	X	0	0	1	1	1	0	=0	1	1	0
LDA S	0000	0	0	X	X	1	1	1	0	0	0	=B	1	1	1
	0000	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
STOS	0001	0	0	X	X	1	X	0	0	0	1	X	1	0	1
	0001	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
ADD S	0010	0	0	X	X	1	1	1	0	0	0	A+B	1	1	1
	0010	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
SUB S	0011	0	0	X	X	1	1	1	0	0	0	A-B	1	1	1
	0011	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
JMP S	0100	0	X	X	X	1	0	0	1	1	0	B+1	1	1	0
JGE S	0101	0	X	X	0	1	0	0	1	1	0	B+1	1	1	0
	0101	0	X	X	1	0	0	0	1	1	0	B+1	1	1	0
JNE S	0110	0	x	0	X	1	0	0	1	1	0	B+1	1	1	0
	0110	0	X	1	X	0	0	0	1	1	0	B+1	1	1	0
STOP	0111	0	x	X	X	1	X	0	0	0	0	X	0	1	0





Input: opcode, acc_z, acc_msb

Output: a_sel, b_sel, acc_ce, pc_ce, ir_ce, acc_oe, alu_fs, mem_rq, rnw



1. EX->FT

	input					Output									
opcode	acc_z	acc_ msb	comp_ sn	a_sel	b_sel	acc_ ce	pc_c e	ir_ ce	acc_oe	alu	ı_fs	mem _rq	rnw		
0000(LDA)	Х	Х	х	1	1	1	0	0	0	011	В	1	1		
0001(STO)	Х	Х	Х	1	Х	0	0	0	1	Х	Х	1	0		
0010(ADD)	х	Х	х	1	1	1	0	0	0	001	A+B	1	1		
0011(SUB)	Х	х	Х	1	1	1	0	0	0	010	A-B	1	1		

2. FT->EX

	input					Output									
opcode	acc_z	acc_	comp_	a_sel	b_sel	acc_	pc_c	ir_	acc_oe	alu	ı_fs	mem	rnw		
		msb	sn			ce	е	ce				_rq			
0000(LDA)	Х	Х	х	0	0	0	1	1	0	100	B+1	1	1		
0001(STO)	Х	Х	Х	0	0	0	1	1	0	100	B+1	1	1		
0010(ADD)	Х	Х	х	0	0	0	1	1	0	100	B+1	1	1		
0011(SUB)	Х	Х	Х	0	0	0	1	1	0	100	B+1	1	1		

3. EX->EX


	input					Output									
opcode	acc_z	acc_ msb	comp_ sn	a_sel	b_sel	acc_ ce	pc_ Ce	ir_ Ce	acc_oe	alu	ı_fs	mem _rq	rnw		
0100(JMP)	х	х	Х	1	0	0	1	1	0	100	B+1	1	1		
0101(JGE)	X	0	Х	1	0	0	1	1	0	100	B+1	1	1		
0101(JGE)	х	1	х	0	0	0	1	1	0	100	B+1	1	1		
0110(JNE)	0	Х	Х	1	0	0	1	1	0	100	B+1	1	1		
0110(JNE)	1	Х	х	0	0	0	1	1	0	100	B+1	1	1		
0111(STP)	Х	Х	Х	1	х	0	0	0	0	Х	Х	0	1		


IR과 PC등의 reg를 처음에 reset해주지 않으면 처음 명령어를 가지고 오지 않는다. 따라서 실행 시 초반에 무조건 reset을 시켜야 한다.


처음 상태는 무조건 EX가 된다.


Ns상태를 EX/Ft 신호가 아니라 현재 state와 opcode로 결정하면 된다.
→ex/ft 신호 삭제


출력 값부분은 출력 개수 만큼의 always문으로 작성하지 않고 하나의 always문에 모든 출력 표시 확장된 Mu0 Processor












Instructions	opcode	Effect
LDSA S	1000	s:=mem[S], sum:=0
LDN S	1001	n:=mem[S]
SUM	1010	sum:=sum+s, s:=s+1 If s!=n pc:=S
JLT S	1011	If s!=n pc:=S
STS S	1100	mem[S]:=sum


초반 설계 SUM+JLT 분리

Input: opcode, acc_z, acc_msb
Output: a_sel, b_sel, acc_ce, pc_ce, ir_ce, acc_oe, alu_fs, mem_rq, rnw
s_en, n_en, inc_en, sum_rst, sum_en, sum_oe



최종 설계 SUM+JLT 합쳐 SUM

Input: opcode, acc_z, acc_msb
Output: a_sel, b_sel, acc_ce, pc_ce, ir_ce, acc_oe, alu_fs, mem_rq, rnw
s_en, n_en, inc_en, sum_rst, sum_en, sum_oe



모든 명령어의 추가된 data path control signal

	inp	ut		output								
opcode	acc_z	acc_ msb	comp_sn	s_en	n_en	inc_en	sum_rst	sum_en	sum_oe			
0000(LDA)	Х	Х	Х	0	0	0	0	0	0			
0001(STO)	Х	X	Х	0	0	0	0	0	0			
0010(ADD)	Х	X	Х	0	0	0	0	0	0			
0011(SUB)	Х	X	Х	0	0	0	0	0	0			
1000(LDSA)	Х	X	Х	1	0	0	1	0	0			
1001(LDN)	Х	Х	Х	0	1	0	0	0	0			
1100(STS)	х	Х	Х	0	0	0	0	0	1			

	inp	out				out	put		
opcode	acc_z	acc_ msb	comp_sn	s_en	n_en	inc_en	sum_rst	sum_en	sum_oe
0100(JMP)	×	Х	Х	0	0	0	0	0	0
0101(JGE)	X	0	Х	0	0	0	0	0	0
0101(JGE)	X	1	Х	0	0	0	0	0	0
0110(JNE)	0	Х	Х	0	0	0	0	0	0
0110(JNE)	1	Х	Х	0	0	0	0	0	0
0111(STOP)	х	Х	Х	0	0	0	0	0	0
1010(SUM)	x	Х	1	0	0	0	0	0	0
1010(SUM)	Х	Х	0	0	0	1	0	1	0
1011(JLT)	x	Х	1	0	0	0	0	0	0
1011(JLT)	Х	Х	0	0	0	0	0	0	0

추가된 명령어의 기존 data path control signal


	inpu	t		Output										
opcode	acc_z	acc_ msb	comp_ sn	a_sel	b_sel	acc_ ce	pc_ Ce	ir_ Ce	acc_oe	alu	ı_fs	mem _rq	rnw	
0100(JMP)	Х	Χ	Х	1	0	0	1	1	0	100	B+1	1	1	
0101(JGE)	X	0	Х	1	0	0	1	1	0	100	B+1	1	1	
0101(JGE)	Х	1	Х	0	0	0	1	1	0	100	B+1	1	1	
0110(JNE)	0	Х	Х	1	0	0	1	1	0	100	B+1	1	1	
0110(JNE)	1	Х	Х	0	0	0	1	1	0	100	B+1	1	1	
0111(STOP)	Х	Х	Х	1	Х	0	0	0	0	Х	Х	0	1	
1010(SUM)	Х	Х	1	0	0	0	1	1	0	100	B+1	1	1	
1010(SUM)	Х	Х	0	1	0	0	1	1	0	100	B+1	1	1	
1011(JLT)	Х	Х	1	0	0	0	1	1	0	100	B+1	1	1	
1011(JLT)	Х	Х	0	1	0	0	1	1	0	100	B+1	1	1	

04 결과 분석


Simulation plan 기존 Mu0 Processor

		memory	
주소		opcode	S
0	LDA S	0000	0000_0001_0000
1	STO sum	0001	0000_0001_0010
2	STO I	0001	0000_0001_0100
3	SUB N	0011	0000_0001_0001
4	JNE loop1	0110	0000_0000_0110
5	STP	0111	0000_0000_0000
6(loop1)	LDA I	0000	0000_0001_0100
7	ADD V1	0010	0000_0001_0011
8	STO I	0001	0000_0001_0100
9	ADD sum	0010	0000_0001_0010
10	STO sum	0001	0000_0001_0010
11	LDA I	0000	0000_0010_0100
12	SUB N	0011	0000_0001_0011
13	JNE loop1	0110	0000_0000_0110
14	STP	0111	0000_0000_0000

	memory							
주소	mean	Data						
16	S	1						
17	N	10						
18	Sum							
19	I							
20	VI	1						
		• • •						
31								



LOOP1 동작



LOOP1 안의 명령어들은 총 9번 반복된다



STP





139cycle

145cycle

Assembly와 비교 기본 Mu0 Processor


명령어	Cycle 수
LDA	2
STO	2
STO	2
SUB	2
JNE	1
STP	1
LDA	2 x 9 = 18
ADD	2 x 9 = 18
STO	2 x 9 = 18
ADD	2 x 9 = 18
STO	2 x 9 = 18
LDA	2 x 9 = 18
SUB	2 x 9 = 18
JNE	1 x 9 = 9
STP	1
합	145

Simulation plan 확장된 Mu0 Processor


	memory									
주소		opcode	S							
0	LDSA S	1000	0000_0001_0000							
1	LDN N	1001	0000_0001_0001							
2	JLT LOOP1	1011	0000_0000_0011							
3(LOOP1)	SUM LOOP1	1010	0000_0000_0011							
4	STS RESULT	1100	0000_0001_0010							
5	STP	0111	0000_0000_0000							

memory				
주소	mean	Data		
16	S	1		
17	N	10		
18	RESULT			
19				
	•••			
31				

force-release




Reset 0일 때 동작 시작



Assembly와 비교 확장된 Mu0 Processor

명령어	Cycle 수
LDSA	2
LDN	2
JLT	1
SUM	1X10=10
STS	2
STP	1
합	18



Hex 37 = Dec 55

합성 결과-process 기존 Mu0 Processor

ow Status Successful - Mon Dec 02 19:53:42 2019 uartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition evision Name mu0_process mu1y Cyclone V evice 5CGXFC7C7F23C8 ming Models Final pgic utilization (in ALMs) N/A otal registers 47 otal pins 32 otal block memory bits 0 otal DSP Blocks 0 18.1.0 Build 625 09/12/2018 SJ Lite Edition mu0_process AU MU_process Mu0_process AU AU SCGXFC7C7F23C8 Final AU Otal pins O Otal block memory bits O Otal DSP Blocks O
uartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Editi evision Name mu0_process mu1y Cyclone V evice 5CGXFC7C7F23C8 ming Models pigic utilization (in ALMs) otal registers otal pins otal virtual pins otal block memory bits 18.1.0 Build 625 09/12/2018 SJ Lite Editi mu0_process Autilization V SCGXFC7C7F23C8 Final N/A 47 32 otal virtual pins otal block memory bits
evision Name mu0_process op-level Entity Name mu0_process amily Cyclone V evice 5CGXFC7C7F23C8 ming Models Final ogic utilization (in ALMs) N/A otal registers 47 otal pins 32 otal virtual pins 0 otal block memory bits 0
op-level Entity Name mu0_process Cyclone V Evice 5CGXFC7C7F23C8 ming Models Final ogic utilization (in ALMs) N/A otal registers 47 otal pins 32 otal virtual pins 0 otal block memory bits 0
ewice 5CGXFC7C7F23C8 ming Models Final ogic utilization (in ALMs) N/A otal registers 47 otal pins 32 otal virtual pins 0 otal block memory bits 0
evice 5CGXFC7C7F23C8 ming Models Final ogic utilization (in ALMs) N/A otal registers 47 otal pins 32 otal virtual pins 0 otal block memory bits 0
ming Models Final ogic utilization (in ALMs) N/A otal registers 47 otal pins 32 otal virtual pins 0 otal block memory bits 0
ogic utilization (in ALMs) N/A otal registers 47 otal pins 32 otal virtual pins 0 otal block memory bits 0
otal registers 47 otal pins 32 otal virtual pins 0 otal block memory bits 0
otal pins 32 otal virtual pins 0 otal block memory bits 0
otal virtual pins 0 otal block memory bits 0
otal block memory bits 0
otal DSP Blocks 0
otal HSSI RX PCSs 0
otal HSSI PMA RX Deserializers 0
otal HSSI TX PCSs 0
otal HSSI PMA TX Serializers 0
otal PLLs 0
otal DLLs 0

- 286030 Timing-Driven Synthesis is running
- 144001 Generated suppressed messages file D:/quartus/d/mu0_process/output_files/mu0_process.map.smsg
 16010 Generating hard_block partition "hard_block:auto_generated_inst"
- 21057 Implemented 161 device resources after synthesis the final resource count might be different
 - Quartus Prime Analysis & Synthesis was successful. O errors, 8 warnings

합성 결과-process 확장된 Mu0 Processor

< <filter>></filter>	
low Status	Successful - Mon Nov 25 11:26:42 2019
uartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
evision Name	mu0_process
op-level Entity Name	mu0_process
amily	Cyclone V
evice	5CGXFC7C7F23C8
iming Models	Final
ogic utilization (in ALMs)	N/A
otal registers	95
otal pins	32
otal virtual pins	0
otal block memory bits	0
otal DSP Blocks	0
otal HSSI RX PCSs	0
otal HSSI PMA RX Deserializers	0
otal HSSI TX PCSs	0
otal HSSI PMA TX Serializers	0
otal PLLs	0
otal DLLs	0

합성 결과-memory

< <filter>></filter>	
Flow Status	Successful - Mon Nov 25 11:32:11 2019
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	mu0_memory
Top-level Entity Name	mu0_memory
Family	Cyclone V
Device	5CGXFC7C7F23C8
Timing Models	Final
Logic utilization (in ALMs)	N/A
Total registers	512
Total pins	32
Total virtual pins	0
Total block memory bits	0
Total DSP Blocks	0
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	o
Total PLLs	0
Total DLLs	0

Туре	ID	Message
> 1		Running Quartus Prime Analysis & Synthesis
0		Command: quartus_mapread_settings_files=onwrite_settings_files=off mu0_memory -c mu0_memory
A	18236	Number of processors has not been specified which may cause overloading on shared machines. Set the g
0	20030	Parallel compilation is enabled and will use 2 of the 2 processors detected
> 0	12021	Found 1 design units, including 1 entities, in source file /modelsim/mu0_project/mu0_memory.v
0	12127	Elaborating entity "muO_memory" for the top level hierarchy
> 0	276014	Found 1 instances of uninferred RAM logic
Ö	286030	Timing-Driven Synthesis is running
ŏ	144001	Generated suppressed messages file D:/quartus/mu0_memory/output_files/mu0_memory.map.smsg
> 0	16010	Generating hard_block partition "hard_block:auto_generated_inst"
> 1	21074	Design contains 8 input pin(s) that do not drive logic
> 0	21057	Implemented 737 device resources after synthesis - the final resource count might be different
3 0		Quartus Prime Analysis & Synthesis was successful. O errors, 10 warnings

05

Conclusion

기존 MU0

명령어 추가 레지스터 추가 덧셈 기, 비교기를 추가

145 cycle

성능 **8.05**배 증가

18 cycle

Thank you