


Processor architecture and organization


- Processor
 - ▶ A finite-state automaton that executes instructions held in a memory
 - ► State of the system
 - Values held in the memory
 - · Values held in registers within the processor itself
 - ▶ Instruction
 - It defines a particular way the total state should change
 - It defines which instruction should be executed next



Digital System Design

MU0 – a simple processor

- MU0
 - A design developed only for teaching at the University of Manchester
 - ▶ Illustrate the basic principles of processor design
 - ▶ It is a very simple processor
 - It would not make a good target for a high-level language compiler
 - ► Non-pipelined operation
- MU0 architecture
 - ▶ 16 bit machine: 2 byte/word
 - ▶ 12 bit address space
 - It can address up to 8Kbyte
 - 4K individually addressable 16-bit locations




Digital System Design

=2

MU0 - a simple processor

- Components
 - ▶ Program counter (PC)
 - Holds the address of the current instruction
 - ► Accumulator (ACC)
 - Holds a data value while it is worked upon
 - ► Arithmetic-logic unit (ALU)
 - Performs a number of operations on binary operands, such as add, subtract, increment, ...
 - ► Instruction register (IR)
 - Holds the current instruction while it is executed
 - ► Instruction decode and control logic
 - Employs the above components to achieve the desired results from each instruction



Digital System Design

5

MU0 - a simple processor

- Instruction set
 - ▶ Instruction format

4bit 12bit

opcode

S

► Instructions

Instruction	Opcode	Effect
LDA S	0000	$ACC := mem_{16}[S]$
STO S	0001	$mem_{16}[S] := ACC$
ADD S	0010	$ACC := ACC + mem_{16}[S]$
SUB S	0011	$ACC := ACC - mem_{16}[S]$
JMP S	0100	PC := S
JGE S	0101	If $ACC \ge 0 PC := S$
JNE S	0110	If ACC != 0 PC := S
STP	0111	stop


MU0 has spaces left in the instruction space which allow future expansion of the instruction set



Digital System Design

MU0 - a simple processor


- Logic design
 - ► Datapath
 - All the components carrying, storing or processing many bits in parallel
 - Including the accumulator, program counter, ALU and instruction register
 - Designed using a register transfer level design style based on register, multiplexers, and so on.
 - ► Control logic
 - everything that does not fit comfortably into datapath
 - Control datapath components
 - Designed using a finite state machine (FSM) approach




Digital System Design

MU0 - a simple processor

- Datapath design
 - ▶ There are many ways to connect the components
 - ▶ We will follow the principle that the memory will be the limiting factor
 - ► A memory access will always take a clock cycle
 - Each instruction takes exactly the number of clock cycles defined by the number of memory accesses it must take




- Control logic
 - ► Control datapath components
 - ▶ Designed using a finite state machine (FSM) approach



Digital System Design

MU0 – a simple processor

- Datapath operation
 - ► EX state: Execute
 - The address in the instruction register is issued
 - Either an operand is read from memory, combined with the accumulator in the ALU and written back into the accumulator
 - or the accumulator is stored out to memory
 - ▶ IF state: fetch the next instruction
 - Either PC or the address in the instruction register is issued to fetch the next instruction
 - Address is incremented in the ALU and value saved into the PC



Digital System Design


MU0 – a simple processor


- Datapath operation
 - ▶ each instruction starts when it has arrived in the instruction register


Instruction	Opcode	Effect		
LDA S	0000	$ACC := mem_{16}[S]$)	
STO S	0001	$mem_{16}[S] := ACC$		
ADD S	0010	$ACC := ACC + mem_{16}[S]$		EX, IF
SUB S	0011	$ACC := ACC - mem_{16}[S]$	J	
JMP S	0100	PC := S)	
JGE S	0101	if $ACC \ge 0 PC := S$		
JNE S	0110	if ACC !=0 PC := S	>	IF
STP	0111	stop		


Soongsil Univ. Digital System Design Lab.


Digital System Design











ntrol logic	Y					1						Circ			
-		puts	16.	100		-	-		200		tpu				
Torrestone	Opco		1	ACC	1		Bse	7.7	PCc		CC		LEM	Irq Ex	
***************************************	ction +	Rese	+ 3	ACCz	. +	As	el 🗼 .	ACC	ce.	IRce	+	ALUfs	+	RnW	+
Reset	XXXX	1	X	X	X	0	0	1	1	1	0	()	1	1	0
LDA S	0000	0	0	X	X	1	1	1	0	0	0	=B	1	1	1
	0000	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
STOS	0001	0	0	X	X	1	X	0	0	0	1	X	1	0	1
	0001	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
ADDS	0010	0	0	X	X	1	1	1	0	0	0	A+B	1	1	1
	0010	0	1	X	X	0	0	0	1	1	0	B+1	1	1	0
SUB S	0011	0	0	x	X	1	1	1	0	0	0	A-B	1	1	1
	0011	0	1	x	X	0	0	0	1	1	0	B+1	1	1	0
JMP S	0100	0	x	x	X	1	0	0	1	1	0	B+1	1	1	0
JGE S	0101	0	x	x	0	1	0	0	11	11	0	B+1	1	1	0
	0101	0	x	x	1	0	0	0	1	1	0	B+1	1		0
JNE S	0110	0	x	0	X	1	0	0	1	11	0	B+1	1		0
	0110	0	X	1	X	0	0	0	lil	1	0	B+1	1	1	0
STOP	0111	0	X	x	X	1	X	0	0	0	0	X	0	1,1	0

MU0 – a simple processor

ALU design

Operation	ALUfs		
0	0		
A+B	1		
A-B	2		
В	3		
B+1	4		

Soongsil Univ.
Digital System Design Lab.

Digital System Design

..

Project (required)

- Task: obtain $\sum_{i=S}^{N} i$ (N>=S)
- Write an Verilog code for the original MU0 processor
 - ▶ Obtain the waveform for the operation above
 - ▶ Memory may be defined as the size of 32 x 16 bits for the instructions and data
 - ▶ Operation of all instructions must be verified.
- Write an assembly code for the task using the original instructions. Count the number of cycles for the operation.
 - ▶ The above code must be verified by ModelSim simulation


Soongsil Univ. Digital System Design Lab.

Digital System Design

18

Project (Optional; up to +50% points)

- Task: obtain $\sum_{i=S}^{N} i$ (N>=S)
- Write an assembly code for the task including the extended instructions.
 - ► Extend instructions of MU0 processor
 - ▶ The architecture of MU0 processor need to be modified for the extended instructions
 - ▶ E.g. register, arithmetic unit, or other blocks may be added
 - ► The results should be obtained with the minimum number of executions including extended instructions; less number of execution than that using the original MU0 processor
- Write an Verilog code for the extended MU0 processor
 - ▶ Obtain the waveform for the operations above
 - ▶ Memory may be defined as the size of 32 x 32 bits for the instructions and data



Digital System Design

11

Project report and presentation

- Introduction
 - Including roles of each team member
- Processor block diagram
 - ► Components and detailed signals
- Verification of instructions
 - ► Simulation plan
 - ► ModelSim simulation results and analysis
- Verification of the task
 - ► Simulation plan
 - ▶ Analysis of assembly code and the number of operation cycles
 - ► ModelSim simulation results and analysis
- Synthesis results
- Summary



Digital System Design

20

rojec	†				000	Memory
· Ojec		initial pc value	LDA S			
Ass	embly co	ode	example for the task using	the original instru	ctions.	STO sum
1	LDA S	00.0	//acc:=mem16[S]	, are engine		STOI
2	STO sum			22	-	SUB N
_			//mem16[sum]:=acc(S)	sum:=S;	:	JNE loop1
3	STO i		//mem16[i] := acc(S)		loop1 →	STP
4	SUB N		//acc(S):=acc(S)-mem16[N]		100p1	ADD v1
5	JNE loop1		//if acc != 0 pc:=loop1	if (S != N)	-	STOI
6	STP		//stop		+	ADD sum
loo	p1:				1	STO sum
7	LDA i		//acc:=mem16[i]	for $(i:=S+1;i<=N;i:=i+1)$		LDA I
8	ADD v1		//acc(i):= acc(i)+mem16[v1]			SUB N
9	STO i		//mem16[i] := acc(i+1)			JNE loop1
10	ADD sum		AND A LIBERT OF THE RESERVE OF THE R	sum:=sum+i;	2,1	STP
			//acc(sum):=acc(i)+mem16[sum]	Sum.=Sum+i,		
11	STO sum		//mem16[sum] := acc(sum)			
12	LDA i		//acc:=mem16[i]		S →	data
13	SUB N		//acc(i):=acc(i)-mem16[N]		N →	data
14	JNE loop1		//if acc != 0 pc:=loop1		sum →	data
15	STP		//stop		v1 →	uata 1
					. VI	