

1. Description


1.1. Project

Project Name	audio_feature_camera
Board Name	NUCLEO-L476RG
Generated with:	STM32CubeMX 5.0.0
Date	12/21/2018

1.2. MCU

MCU Series	STM32L4
MCU Line	STM32L4x6
MCU name	STM32L476RGTx
MCU Package	LQFP64
MCU Pin number	64

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
2	PC13	I/O	GPIO_EXTI13	B1 [Blue PushButton]
7	NRST	Reset		
10	PC2	I/O	DFSDM1_CKOUT	
12	VSSA/VREF-	Power		
13	VDDA/VREF+	Power		
16	PA2	I/O	USART2_TX	USART_TX
17	PA3	I/O	USART2_RX	USART_RX
18	VSS	Power		
19	VDD	Power		
20	PA4	I/O	DAC1_OUT1	
21	PA5	I/O	DAC1_OUT2	
31	VSS	Power		
32	VDD	Power		
38	PC7	I/O	DFSDM1_DATIN3	
46	PA13 (JTMS-SWDIO)	I/O	SYS_JTMS-SWDIO	TMS
47	VSS	Power		
48	VDDUSB	Power		
49	PA14 (JTCK-SWCLK)	I/O	SYS_JTCK-SWCLK	TCK
55	PB3 (JTDO-TRACESWO) *	I/O	SYS_JTDO-SWO	SWO
60	BOOT0	Boot		
63	VSS	Power		
64	VDD	Power		

* The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	audio_feature_camera
Project Folder	C:\Users\shiny\Documents\GitHub\audio-feature-camera\stm32
Toolchain / IDE	TrueSTUDIO
Firmware Package Name and Version	STM32Cube FW_L4 V1.13.0

5.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32L4
Line	STM32L4x6
MCU	STM32L476RGTx
Datasheet	025976_Rev4

6.2. Parameter Selection

Temperature	25
Vdd	3.0

7. IPs and Middleware Configuration

7.1. DAC1

OUT1 mode: Connected to external pin only

OUT2 mode: Connected to external pin only

7.1.1. Parameter Settings:

DAC Out1 Settings:

Output Buffer	Enable
Trigger	Timer 6 Trigger Out event *
Wave generation mode	Disabled
User Trimming	Factory trimming
Sample And Hold	Sampleandhold Disable

DAC Out2 Settings:

Output Buffer	Enable
Trigger	Timer 6 Trigger Out event *
Wave generation mode	Disabled
User Trimming	Factory trimming
Sample And Hold	Sampleandhold Disable

7.2. DFSDM1

mode: PDM/SPI Input from ch3 and Internal Clock

mode: PDM/SPI input from ch3 and internal clock

7.2.1. Filter 0:

regular channel selection:

regular channel selection	Channel 2 *
Continuous Mode	Continuous Mode
Trigger to start regular conversion	Software trigger
Fast Mode	Enable *
Dma Mode	Enable *

injected channel selection:

Channel0 as injected channel	Disable
Channel1 as injected channel	Disable
Channel2 as injected channel	Disable
Channel3 as injected channel	Disable
Channel4 as injected channel	Disable
Channel5 as injected channel	Disable

Channel6 as injected channel	Disable
Channel7 as injected channel	Disable

Filter parameters:

Sinc Order	Sinc 3 filter type *
Fosr	128 *
losr	1

7.2.2. Filter 1:

regular channel selection:

regular channel selection	Channel 3 *
Continuous Mode	Continuous Mode
Trigger to start regular conversion	Software trigger
Fast Mode	Enable *
Dma Mode	Enable *

injected channel selection:

Channel0 as injected channel	Disable
Channel1 as injected channel	Disable
Channel2 as injected channel	Disable
Channel3 as injected channel	Disable
Channel4 as injected channel	Disable
Channel5 as injected channel	Disable
Channel6 as injected channel	Disable
Channel7 as injected channel	Disable

Filter parameters:

Sinc Order	Sinc 3 filter type *
Fosr	128 *
losr	1

7.2.3. Filter 2:

regular channel selection:

regular channel selection	- None -
---------------------------	----------

injected channel selection:

Channel0 as injected channel	Disable
Channel1 as injected channel	Disable
Channel2 as injected channel	Disable
Channel3 as injected channel	Disable
Channel4 as injected channel	Disable

Channel5 as injected channel	Disable
Channel6 as injected channel	Disable
Channel7 as injected channel	Disable

7.2.4. Filter 3:

regular channel selection:

regular channel selection	- None -
---------------------------	----------

injected channel selection:

Channel0 as injected channel	Disable
Channel1 as injected channel	Disable
Channel2 as injected channel	Disable
Channel3 as injected channel	Disable
Channel4 as injected channel	Disable
Channel5 as injected channel	Disable
Channel6 as injected channel	Disable
Channel7 as injected channel	Disable

7.2.5. Output Clock:

Output Clock parameters:

Selection	Source for output clock is system clock
Divider	32 *

7.2.6. Channel 2:

Channel 2 parameters:

Type	SPI with rising edge
Spi Clock	Internal SPI clock
Offset	0
Right Bit Shift	0x06 *

Analog watchdog parameters:

Filter Order	FastSinc filter type
Oversampling	1

7.2.7. Channel 3:

Analog watchdog parameters:

Filter Order	FastSinc filter type
--------------	----------------------

Oversampling	1
Channel 3 parameters:	
Type	SPI with falling edge *
Spi Clock	Internal SPI clock
Offset	0
Right Bit Shift	0x06 *

7.3. SYS

Debug: Serial Wire

Timebase Source: SysTick

7.4. TIM6

mode: Activated

7.4.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	4095 *
auto-reload preload	Enable *

Trigger Output (TRGO) Parameters:

Trigger Event Selection	Update Event *
-------------------------	-----------------------

7.5. USART2

Mode: Asynchronous

7.5.1. Parameter Settings:

Basic Parameters:

Baud Rate	460800 *
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

Single Sample	Disable
Advanced Features:	
Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

* User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
DAC1	PA4	DAC1_OUT1	Analog mode	No pull-up and no pull-down	n/a	
	PA5	DAC1_OUT2	Analog mode	No pull-up and no pull-down	n/a	
DFSDM1	PC2	DFSDM1_CKOUT	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	DFSDM1_DATIN3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SYS	PA13 (JTMS-SWDIO)	SYS_JTMS-SWDIO	n/a	n/a	n/a	TMS
	PA14 (JTCK-SWCLK)	SYS_JTCK-SWCLK	n/a	n/a	n/a	TCK
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	USART_TX
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	USART_RX
Single Mapped Signals	PB3 (JTDO-TRACESWO)	SYS_JTDO-SWO	n/a	n/a	n/a	SWO
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Falling edge trigger detection	No pull-up and no pull-down	n/a	B1 [Blue PushButton]

8.2. DMA configuration

DMA request	Stream	Direction	Priority
DAC_CH1	DMA1_Channel3	Memory To Peripheral	Low
DAC_CH2	DMA2_Channel5	Memory To Peripheral	Low
DFSDM1_FLT0	DMA1_Channel4	Peripheral To Memory	Low
DFSDM1_FLT1	DMA1_Channel5	Peripheral To Memory	Low
USART2_TX	DMA1_Channel7	Memory To Peripheral	Low

DAC_CH1: DMA1_Channel3 DMA request Settings:

Mode: **Circular ***
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Half Word
 Memory Data Width: Half Word

DAC_CH2: DMA2_Channel5 DMA request Settings:

Mode: **Circular ***
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Half Word
 Memory Data Width: Half Word

DFSDM1_FLT0: DMA1_Channel4 DMA request Settings:

Mode: **Circular ***
 Peripheral Increment: Disable
 Memory Increment: **Enable ***
 Peripheral Data Width: Word
 Memory Data Width: Word

DFSDM1_FLT1: DMA1_Channel5 DMA request Settings:

Mode: **Circular ***
 Peripheral Increment: Disable
 Memory Increment: **Enable ***

Peripheral Data Width: Word
Memory Data Width: Word

USART2_TX: DMA1_Channel7 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Byte
Memory Data Width: Byte

8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 channel3 global interrupt	true	0	0
DMA1 channel4 global interrupt	true	0	0
DMA1 channel5 global interrupt	true	0	0
DMA1 channel7 global interrupt	true	0	0
USART2 global interrupt	true	0	0
EXTI line[15:10] interrupts	true	0	0
DMA2 channel5 global interrupt	true	0	0
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/35/36/37/38	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts	unused		
DFSDM1 filter0 global interrupt	unused		
DFSDM1 filter1 global interrupt	unused		
FPU global interrupt	unused		

* User modified value

9. Software Pack Report