

## Models of Computation and Communication

- We need to develop a model
  - to reason about the problem
  - to reason about our solution
  - to reason about the problem about our solution.
- Models of Communication:
  - OSI/ISO model (Open Systems Interconnect)
  - o TCP/IP model
- Model of Computation: (Machine <-> Language)
  - Turing Machine, Linear Bounded Automata, Pushdown Automata, and Finite State Automata
  - Sequential Circuits, and Combinational Logic
  - Universal Computer and Machines: Theoretical to Abstract to Physical

### **Network Topology**



### Data Flow



## IPv4 Packet Header

	The state of the s																																	
Offsets	Octet		0				1					2						3																
Octet	Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17 1	8	19	20	21	22	23	24	25	26	2	7 28	3 2	9	30	31
0	0	Version IHL DSCP ECN					CN	Total Length																										
4	32		Identification Flags Fragment Offset																															
8	64	Time To Live Protocol Header Checksum																																
12	96		Source IP Address																															
16	128		Destination IP Address																															
20	160																																	
÷	÷		Options (if IHL > 5)																															
60	480																																	

### OSI and TCP/IP Models

	Layer	Name	Example Protocol	Naming	Transported	Hardware Device	
	7	Application	http	url	data		
	6	Presentation					l la at lavarra
	5	Session					Host layers
4	4	Transport	TCP/IP	socket	segment		
,	3	Network / Internet	IPv4/IPv6	IP	packet	router	
	2	Data Link / Link	Ethernet	MAC	frame	switch	Media layers
	1	Physical	802.11g	Interface	symbols	hub, bridge	

## The Layers Simplified

#### Layer 1: Physical Layer

The mechanics of sending symbols -- restricted (maybe) to one's and zero's

### Layer 2: Data Link

When to start and stop an individual message between two <u>connected</u> location


#### Layer 3: Network

Sending a message from A ⇒ Z by going through B to C to D to ... to Y and then finally Z

### Layer 4: Transport

- Transmitting/Ensuring a complete message from A to Z
- Address performance issues

# **Models of Computation**



Turning Machines	Recursively Enumerable	TM(Q, Σ, Γ, q0, δ)
Linear Bounded Automata	Context Sensitive Languages	LBA(Q, Σ, <b>Γ</b> , q0, <b>δ</b> )
Pushdown Automata	Context Free Languages	PDA(Q, Σ, Γ, δ, q0, z0, F)
Finite State Automata	Regular Expressions	FA(Q, Σ, δ, q0, F)
Sequential Circuits		
Combinational Logic	Boolean Algebra	

### java: A || B


## **Combinational Logic**

- Based upon Boolean Algebra
  - all inputs and outputs restricted to True (1) and False (0)
- Operations are restricted to: AND (\*), OR (+), NOT (')
- Equivalent to Digital Logic, with gates:

=D-	A D Q	^ <b></b> 0
	B──V	A — Q



- $\circ$  XOR: A  $\oplus$  B is equivalent to (A + B) \* (A' + B')
- Example: Half-Adder




Α	В	0
False	False	False
False	True	True
True	False	True
True	True	False

## **Sequential Circuits**

- Introduce feedback loops
- Creates latch or flip-flop
  - a circuit with only two stable states
- Example: SR Latch


S	R	Q	Output	Description
0	0	Q	Q	Hold State
0	1	Q	0	Reset / Clear
1	0	Q	1	Set
1	1	Q	Х	Not allowed: Error




### Finite State Machine

- $FA(Q, \Sigma, \delta, q0, F)$ 
  - $\circ$  Q = { N, W, R, B, T }
  - $\circ$   $\Sigma = \{ a, d, i, t, r, e \}$
  - o q0:N
  - o F:{T}
  - $\circ$   $\delta: Q \times \Sigma \rightarrow Q$

#### input string:




// New, Waiting (Ready), Running, Blocked, Terminated // admit, dispatch, interrupt, trap, resume, exit




FA for the Process Status Diagram

### Pushdown Automata

- PDA(Q, Σ, Γ, δ, q0, z0, F)
  - $\circ$   $\Sigma$ : set of symbols on the input string
  - $\circ$   $\Gamma$ : set of symbols placed on the stack
  - o z0: set of symbols place on the stack at startup
  - $\circ$   $\delta: Q \times \Sigma \times \Gamma -> Q \times \Gamma^*$






## **Turing Machine**

- TM(Q, Σ, Γ, δ, q0)
  - Σ : set of symbols on the input string
  - $\circ$   $\Gamma$ : set of symbols placed on the tape
    - includes a blank symbol: \$
  - $\circ$   $\delta$ : Q x  $\Sigma$  x  $\Gamma$ -> Q x  $\Gamma$  x {R, L}







**Turing Machine** 

### **Linear Bounded Automata**

- Special Case of a Turing Machine
  - The tape is bounded to a defined size.







LBA with tape size of 8

## Universal Computer

- TM(Q, Σ, Γ, δ, q0)
- Tape: sufficiently large
- A specialized control unit (aka firmware)
- A specialized program placed on tape
- A generic program placed on tape
- Input coming from an I/O device







**Universal Computer** 

### Theoretical to the Abstract


- Turing Machine →
  - von Neumann Architecture
  - Harvard Architecture







Consider writing a Java program for these machines

## Physical Architecture: MIPS Microarchitecture



## Physical Architecture: ARM (7&9) Microarchitectures





# Physical Architectures: Examples

