
# Chapter 2 Inside Processors






















Whatever its type (MCU, DSP, ...), a CPU-based processor can be described by the following diagram.



## **PROCESSOR**



All modern processors use a CPU or a set of CPUs, which functionalities depend on the CPU family.


The memory can be internal (within the processor) or external (as a separate IC). There are also different uses for the memory: work with the CPU (main memory) or store information on a long-time scale (mass storage).

The peripherals also depend on the processor architecture. For now, let's just say peripherals allow interactions between the processor and its environment.

Different CPU/memory/peripherals configurations lead to different architectures. The most common architectures will be described in the "Processor Architectures" chapter.

# **CENTRAL PROCESSING UNIT**

Control Unit
Processing Unit (ALU)
Register file



















The **Central Processing Unit (CPU, fr:** *Unité Centrale de Traitement*) is the brain of modern processors, from low-power MCUs to high-performances GPUs.

The CPU's role is to control the information flow within the processor.

As a consequence it controls internal buses, which gives it also has an indirect control of all others hardware functionalities.


The way the CPU reads the program instructions is sequential: this is exactly the way you write your programs (using C, C++, assembly, Python, ...).

The CPU will fetch an instruction from the memory, understand it and then execute it. And it will start over and over again, one instruction after the other.

# CENTRAL PROCESSING UNIT Control Unit



The CPU's **Control Unit** is in charge of running the instruction flow, following this cycle:



## CENTRAL PROCESSING UNIT

# **Processing Unit**



The **Processing Unit** of the CPU is responsible for processing most of the instructions.

# Depending on the CPU family, it may include:

- An Arithmetic and Logic Unit (ALU)
  - Logic operations and simple maths
- A Floating-Point Unit (FPU)
  - For advanced processors
- A multiplier
- A shift register
- •

#### **CENTRAL PROCESSING UNIT**

# Processing Unit: Arithmetic and Logic Unit




# The Arithmetic and Logic Unit (ALU) is the heart of the Processing Unit.

On this example diagram, data to be processed are on inputs A and B.

The choice of the operation is given by the Control Unit using  $F_{ALU}$  bits (thanks to the DECODE stage).

The result is produced on Out output while signal flags (S, Z, C, O, ...) are updates according to the result. The Control Unit will read them so it can adapt the instructions to be executed (e.g. if, while, for instructions).



```
Operations:
AND, OR, XOR, NOT,
ADD, SUB, INC,
CMP, ...

Flags:
S - Signed
Z - Zero
C - Carry
O - Overflow
...
```

What is a register?



#### **CENTRAL PROCESSING UNIT**

# Register file



The **Register file (fr:** *banque de registres*) contains, as you may guess, the CPU registers.

Registers are small memory cells placed in the heart of the CPU: they are very fast, but can only contain few data.

Some are general purpose registers (or working registers), which can store any value (input or output of ALU, temporary variable, ...).

Others are specific registers, which can only be used for a given objective.

For instance the Status Register contains some flags, the Program Counter register contains the address of the next instruction to be executed, and you'll discover more in the future.

# CENTRAL PROCESSING UNIT Register file

# Example:

Register file of the Texas Instruments' MSP430 MCU

R0/PC – Program Counter

Contains the address of the next instruction

R1/SP – Stack Pointer


Used for local variables (see next year)

R2/SR – Status Register

Contains flags generated by the ALU and read by the Control Unit

R4 to R15 – General Purpose registers

Can contain anything, used to store data





# CENTRAL PROCESSING UNIT Register file



# Example:

Status register of the Texas Instruments' MSP430 MCU

Figure 3-6. Status Register Bits															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	Reserved	l			V	SCG1	SCG0	OSC OFF	CPU OFF	GIE	N	Z	С
			rw-0				rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0


V: Overflow bit This bit is set when the result of an arithmetic operation overflows for signed values.

N: Negative bit This bit is set when the result of an operation is negative.

Z: Zero bit This bit is set when the result of an operation is 0.

C: Carry bit This bit is set when an operation generates a carry.

Volatile memory Remanent mass storage


















# Byte-addressable memory



Memory is an electronic device that allows to store information (data and instructions). Most common usages are volatile memory (that works with the processor) and remanent mass storage (that stores information when not used).

Memories used during the program execution are addressable by byte (unit of storage).

However this is not true for cache memories (built within the CPU) and mass storage that uses file systems (ext4, FAT32, NTFS, ...)



# Brainstorming



# Let's make it clear:

When switched off, a volatile memory will lose its data but a remanent memory will preserve it.

ROM (Read-Only Memory) is an obsolete technology, with which the memory could be written only once. It has been replaced by PROM (Programmable ROM), especially UVPROM (Ultra-Violet PROM, now obsolete) and EEPROM (Electrically Erasable PROM). Please be aware that some still use the word "ROM" to refer to EEPROM.

RAM (Random Access Memory) is a volatile memory technology. "Random Access" means you can access and random address with a constant latency.

The mass storage memory is a remanent memory that keeps your data even when the power is off.

The main memory is a volatile but very fast memory. The processor uses it to store data that is actively used.

En français, "mémoire morte" est aussi obsolète que "ROM", "mémoire vive" est encore utilisé pour parler de mémoire volatile, souvent sous-entendant la RAM.


# Volatile memory (RAM)



# Volatile memory comes in two types: DRAM (Dynamic RAM) and SRAM (Static RAM).


DRAM needs to be periodically updated because of the pico-capacitors. Used for computer memory. Small silicon footprint but slower than SRAM. Current technologies are DDR4 SDRAM (4<sup>th</sup> generation of Double Data Rate Synchronous DRAM)

SRAM is based on latching circuitry. Used for registers and L1/L2/L3 cache memories. Way faster but bigger silicon footprint.



# **DRAM**1 bit requires 1 transistor and 1 pico-capacitor

**SRAM**1 bit requires 6
CMOS transistors



Remanent mass storage (HDD, Flash)




# Remanent mass storage comes different technologies:

Magnetic storage is used by floppy disks (fr: disquettes) and HDDs (Hard Drive Disks, fr: disque dur).


Electrical charge storage with logic circuitry is used by **EEPROMs** (Electrically Erasable Programmable ROMs). The most common EEPROM technology is Flash memory (NAND and NOR), which has a constant access time to the information. SSDs (Solid-State Drives) also use Flash technology.








Flash drive (Flash memory on the left)







NAND (top) and NOR (bottom)
Flash memory structures

# **Evolution**





From the C file to an executable binary program Execution on a home-made processor


















# From the C file to an executable program



We'll keep it simple here, as you will see this in details next year.

The **toolchain (fr:** *chaîne de compilation*) is the software tool that "converts" your C source files into an executable binary file.



# From the C file to an executable program




Why ever use a toolchain?

The C language is portable, which means it can be used on different computer systems.

But the processor you choose only understands its own set of instructions. That is the opposite of portability: the code that the processor understands can only run by itself.

The toolchain is a way of writing a universal program (using a portable language) only once, and then create an executable binary for the target processor.



# From the C file to an executable program



# Example of an executable program for a x64-architecture processor, from C to binary.

## C language program

# char inc(char bar); int main(void){ char foo; foo = inc(1); return 0; } char inc(char bar) { return bar+1; }

# Assembly language program

Instructions	Operands
call	<pre>%rbp %rsp, %rbp \$0x10, %rsp \$0x1, %edi 4004f2 <inc> %al, %-0x1(%rbp) %0x0, %eax</inc></pre>
inc: push mov mov movzbl add pop ret	<pre>%rbp %rsp, %rbp %edi, %eax %al, -0x4(%rbp) -0x4(%rbp), %eax \$0x1, %eax %rbp</pre>

## Binary program

```
Program
             Binary instructions
memory
address
00000000004004d6 <main>:
4004d6:
4004d7:
             48 89 e5
4004da:
             48 83 ec 10
4004de:
             bf 01 00 00 00
4004e3:
             e8 0a 00 00 00
             88 45 ff
4004eb:
             b8 00 00 00 00
4004f0:
4004f1:
00000000004004f2 <inc>:
4004f2:
4004f3:
             48 89 e5
4004f6:
4004f8:
             88 45 fc
4004fb:
             0f b6 45 fc
4004ff:
             83 c0 01
             с3
```

# Home-made processor



Behold our home-made processor!


This is a RISC-like (Reduced Instruction Set Computer) elementary CPU. Its simple ISA (Instruction Set Architecture) is not related to any commercial CPU.

Operation	Syntax	Description	Example	Binary Opcode
ADD	ADD srcReg, srcReg, dstReg	Add two register values	ADD R0, R1, R0	000 r r r uu
ЈМР	JMP label	Program memory jump	JMP main	001 aaaa u
LOAD	LOAD address, dstReg	Load data memory value to register	LOAD var1, R1	010 aaa r u
MOV	MOV srcReg, dstReg	Copy register value to another register	MOV R1, R0	011 r r uuu
MOVK	MOVK constant, dstReg	Copy 3-bit constant value into register	MOV 5, R1	100 kkk r u
STR	STR srcReg, address	Store register value to data memory	STR R1, var1	101 r aaa u

r = register bit r=0  $\rightarrow$  Select R0 r=1  $\rightarrow$  Select R1 a = address bitsk = constant valueu = bit unused

Home-made processor





# Home-made processor



Now translate this C program into assembly language for our custom CPU!

```
char value = 3; // Stored at 0x0
                                    } Data memory map
char saveValue; // Stored at 0x1
void main(void) {
    while(1) {
        value += 2;
        saveValue = value;
```

Operation	Syntax	Description	Example	Binary Opcode
ADD	ADD srcReg, srcReg, dstReg	Add two register values	ADD R0, R1, R0	000 r r r uu
JMP	JMP label	Program memory jump	JMP main	001 aaaa u
LOAD	LOAD address, dstReg	Load data memory value to register	LOAD var1, R1	010 aaa r u
MOV	MOV srcReg, dstReg	Copy register value to another register	MOV R1, R0	011 r r uuu
MOVK	MOVK constant, dstReg	Copy 3-bit constant value into register	MOV 5, R1	100 kkk r u
STR	STR srcReg, address	Store register value to data memory	STR R1, var1	101 r aaa u

r = register bit  $r = 0 \rightarrow Select R0$  $r = 1 \rightarrow Select R1$ 

a = address bits k = constant value

u = bit unused

# EXECUTING A PROGAM Home-made processor



# Home-made processor



# Solution


# C language program

```
char value = 3; // Stored at 0x0
char saveValue; // Stored at 0x1

void main(void) {
    while(1) {
       value += 2;
       saveValue = value;
    }
}
```

# Assembly language program


Instruction address	I Operation	Binary		
0x0 main:	LOAD	&value, R1	01000010	
0x1	MOVK	2, R0	10001000	
0x2	ADD	R0, R1, R0	00001000	
0x3	STR	R0, &value	10100000	
0x4	LOAD	&value, R1	01000010	
0x5	STR	R1, &saveValue	10110010	
0x6	JMP	main	00100000	
0x7	undef		иииииии	
0x8	undef		иииииии	
0x	• • •			
0xF	undef		บบบบบบบบ	





**CPU** 







Application starts

#### Cycle #1:

Fetch the 0x0 address instruction, Increment PC.

Address

0x0

0x1

0x2

0x3

0x4

0x5

0x6

0x7

main: LOAD &value, R1 MOVK 2, R0 ADD R0, R1, R0 STR R0, &value LOAD &value, R1 STR R1, &saveValue JMP main

Data value

00000011

uuuuuuu

uuuuuuu


uuuuuuu

uuuuuuu


uuuuuuu

uuuuuuu

uuuuuuu




Data memory








# Home-made processor







#### Cycle #3:

8-bit data bus

Fetch the 0x2 address instruction, Decode the 0x1 address instruction, Execute the 0x0 address instruction, Increment PC.



# **CPU**



Address Data value 0x0 00000011 0x1 uuuuuuu 0x2 uuuuuuu 0x3 uuuuuuu 0x4 uuuuuuu 0x5 uuuuuuu 0x6 uuuuuuu 0x7 uuuuuuu


Data memory

R0

00000010

**R1** 


00000011



8-bit data bus

R0

00000101



MUX

00000011

**R1** 

0x5

0x6

0x7

8-bit data bus

uuuuuuu

uuuuuuu

uuuuuuu





# Home-made processor

0x6

0×7

0x8

. . .

8-bit instruction bus



R0

00000101

#### Cycle #6:

8-bit data bus

4-bit program

address bus

Fetch the 0x5 address instruction, Decode the 0x4 address instruction, Execute the 0x3 address instruction, Increment PC.

main: LOAD &value, R1

MOVK 2, R0

ADD R0, R1, R0

STR R0, &value

LOAD &value, R1

STR R1, &saveValue

JMP main

Fetch stage

Decode stage

Decode stage

Execution Unit

Decode stage

MUX

MUX

**R1** 

00000011

Binary code

01000010

10001000

00001000

10100000

01000010

10110010

00100000

uuuuuuu

uuuuuuu


Address Data value 00000101 0x0 0x1 uuuuuuu 0x2 uuuuuuu 0x3 uuuuuuu 0x4 uuuuuuu 0x5 uuuuuuu 0x6 uuuuuuu 0x7 uuuuuuu

Data memory




STR


RO. &value





# Home-made processor





#### Cycle #8:

8-bit data bus

4-bit program

address bus

Fetch the 0x7 address instruction, Decode the 0x6 address instruction, Execute the 0x5 address instruction, Increment PC.

main: LOAD &value, R1

MOVK 2, R0

ADD R0, R1, R0


STR R0, &value


LOAD &value, R1

STR R1, &saveValue

JMP main

# **CPU**







Data memory



# Home-made processor





Cycle #9:

8-bit data bus

4-bit program

address bus

Fetch the 0x8 address instruction, Decode the 0x7 address instruction, Execute the 0x6 address instruction, Increment PC, but overwrites it with JMP.

main: LOAD &value, R1

MOVK 2, R0

ADD R0, R1, R0


STR R0, &value

LOAD &value, R1

STR R1, &saveValue

JMP main


# **CPU**





Address Data value 0x0 00000101 0x1 00000101 0x2 uuuuuuu 0x3 uuuuuuu 0x4 uuuuuuu 0x5 uuuuuuu 0x6 uuuuuuu 0x7 uuuuuuu

Data memory









#### Cycle #10:

Fetch the 0x0 address instruction, Decode the 0x8 address instruction, Execute the 0x7 address instruction, Increment PC.

main: LOAD &value, R1 MOVK 2, R0 ADD R0, R1, R0 STR R0, &value LOAD &value, R1 STR R1, &saveValue JMP main

Address

0x0

0x1

0x2

0x3

0x4


0x5

0x6

0x7

8-bit data bus

# CPU



Data value
00000101
00000101
uuuuuuuu

uuuuuuu

uuuuuuu


uuuuuuu


uuuuuuu

uuuuuuu



# Home-made processor






#### **Cycle #11:**

Fetch the 0x1 address instruction, Decode the 0x0 address instruction, Execute the 0x8 address instruction, Increment PC.

main: LOAD &value, R1 MOVK 2, R0 ADD R0, R1, R0 STR R0, &value LOAD &value, R1 STR R1, &saveValue JMP main


# **CPU**





Address Data value 0x0 00000101 0x1 00000101 0x2 uuuuuuu 0x3 uuuuuuu 0x4 uuuuuuu 0x5 uuuuuuu 0x6 uuuuuuu 0x7 uuuuuuu

Data memory










#### **Cycle #12:**


4-bit program


address bus

Fetch the 0x2 address instruction, Decode the 0x1 address instruction, Execute the 0x0 address instruction, Increment PC.



# **CPU**





Data memory


# Program execution

Volatile

**RAM** 

**DATA MEMORY** 










Examples

















## Definition




Peripherals are hardware functions built for specific processing.

The CPU can delegate some operations to dedicated peripherals (counting, FFT, ...) in order to keep the CPU executing the application program.

But most of the peripherals are input/output interfaces (General Purpose I/O, analogue

I/O, communication...).

Peripherals form a set of hardware services (GPIOs, ADC, timers, SPI/I<sup>2</sup>C/UART/USB/Eth, ...) that differ from a processor to another.




PIC18 example



Example
Microchip's PIC18 (8-bit MCU)

This MCU architecture will be used as an example during lessons and will be used in practical labs.


That is why peripherals will not be detailed in this chapter.



# SPI peripheral



The SPI (Serial Peripheral Interface) is a communication protocol widely used on PCBs (Printed Circuit Boards). Designed by Motorola, it operates in full-duplex and use a Master-Slave scheme. The master initiates all communications and command the slaves.




MOSI: Master Output, Slave Input

MISO: Master Input, Slave Output

SCK: Serial Clock

SSx: Slave Select (for slave #x)



# **CONTACT**





Dimitri Boudier – PRAG ENSICAEN dimitri.boudier@ensicaen.fr

# With the precious help of:

- Hugo Descoubes (PRAG ENSICAEN)
- Bogdan Cretu (MCF ENSICAEN)