# Chapter 4 Microchip PIC18 Architecture





















## Market shares of silicon manufacturers and MCU suppliers in 2016.

# 2016F Top 20 Semiconductor Sales Leaders (\$M, Including Foundries)

(+···)era anng r e arrantee,								
2016F Rank	2015 Rank	Company	Headquarters	2015 Sales*	2016F Sales*	2016/2015 Forecast		
Kank	Kank							
1	1	Intel*	U.S.	52,144	56,313	8%		
2	2	Samsung	South Korea	42,043	43,535	4%		
3	3	TSMC (1)	Taiwan	26,439	29,324	11%		
4	5	Qualcomm (2)	U.S.	16,008	15,436	-4%		
5	6	Broadcom Ltd.* (2)	Singapore	15,183	15,332	1%		
6	4	SK Hynix	South Korea	16,649	14,234	-15%		
7	7	Micron	U.S.	14,483	12,842	-11%		
8	8	TI	U.S.	12,112	12,349	2%		
9	10	Toshiba	Japan	9,429	10,922	16%		
10	9	NXP*	Europe	10,563	9,498	-10%		
11	13	MediaTek (2)	Taiwan	6,699	8,610	29%		
12	11	Infineon	Europe	6,916	7,343	6%		
13	12	ST	Europe	6,873	6,944	1%		
14	17	Apple (2,3)	U.S.	5,531	6,493	17%		
15	14	Sony	Japan	6,263	6,466	3%		
16	18	Nvidia (2)	U.S.	4,696	6,340	35%		
17	16	Renesas	Japan	5,682	5,751	1%		
18	15	GlobalFoundries* (1)	U.S.	5,729	5,085	-11%		
19	19	ON Semi*	U.S.	4,866	4,858	0%		
20	20	UMC (1)	Taiwan	4,464	4,455	0%		
Total Including Foundries			_	272,772	282,130	3%		
Total Without Foundries			_	236,140	243,266	3%		

<sup>(1)</sup> Pure-play foundry

Source: Companies, IC Insights' Strategic Reviews Database

Leading MCU Suppliers (\$M)								
2016	Company	2015	2016	%	%			
Rank				Change	Marketshare			
1	NXP*	1,350	2,914	116%	19%			
2	Renesas	2,560	2,458	-4%	16%			
3	Microchip**	1,355	2,027	50%	14%			
4	Samsung	2,170	1,866	-14%	12%			
5	ST	1,514	1,573	4%	10%			
6	Infineon	1,060	1,106	4%	7%			
7	Texas Instruments	820	835	2%	6%			
8	Cypress***	540	622	15%	4%			

<sup>\*</sup>Acquired Freescale in December 2015.

Source: IC Insights, company reports

<sup>(2)</sup> Fabless supplier

<sup>(3)</sup> Custom processors for internal use made by TSMC and Samsung foundry services.

<sup>\*2016</sup> and 2015 sales include Intel/Altera, Broadcom/Avago, NXP/Freescale, GlobalFoundries/IBM, and ON/Fairchild sales for all of 2015 and 2016.

<sup>\*\*</sup>Purchased Atmel in April 2016.

<sup>\*\*\*</sup>Includes full year of sales from Spansion acquisition in March 2015.




The American company Microchip is an electronic device manufacturer. Most of its turnover (fr: *chiffre d'affaires*) is due to MCUs: about 60% come from the PIC family according to Microchip ESC Filing.

In 2016 Microchip bought Atmel, its major concurrent on the 8-bit MCU market.











With its large range of MCU solutions, Microchip can win its clients loyalty by offering them the possibility to aim for various applications and markets.

Like many manufacturers, Microchip also supplies tools that make it easy to switch from a specific architecture to another (e.g. migration from PIC18 to PIC32).



#### **MICROCHIP PIC18 MCUs**






Peripherals

#### **MICROCHIP PIC18 MCUs**







Spot the differences!

PIC18C family (left)

PIC18F27/47K40 (right)



# **CENTRAL PROCESSING UNIT**


















#### Architecture



Just like the Atmel AVR, Microchip PIC18 follow a Harvard architecture: program and data memories are physically separated and their own addressing space are distinct.




#### Architecture



PIC18 CPUs are designed with a 2-stages hardware pipeline. They can decode-execute-store an instruction while fetching the next one from the program memory.

Max performance of 16 MIPS.




#### Architecture



Except in sleep mode, the CPU executes a constant flow of instructions coming out of the main memory.


Some instructions ask the CPU to load or store a data from or to the data memory.



Architecture



Let's dive into the EXECUTION stage to see the PIC18 Execution Units (EUs). As the PIC18 is a 8-bit MCU, the EUs can only operate on 8-bit integer values.



**Execution Unit: ALU** 



The **Arithmetic and Logic Unit (ALU)** is an execution unit in charge of arithmetic (+, -) and logic (&, |, ^, !, ...) operations on 8-bit integer values.

#### Arithmetic operations

**ADDWF** 

INCF

SUBWF

DECF

. . .

## Logic operations

**ANDWF** 


IORWF

XORWF

CLRF

**SETF** 

. . .



**Execution Unit: ALU** 




Any arithmetic or logic operation use by default a first 8-bit operand stored in the working register WREG and a second operand in the file register (data memory).

Example of an assembly language instruction and equivalent operation code (opcode).

PIC18 assembly language: ADDWF f, d, a

16-bit opcode: 0010 01da ffff ffff



#### **Execution Unit and Decoding Unit**




#### PIC18 assembly language:

ADDWF f, d, a

#### 16-bit opcode:

0010 01da ffff ffff



16-bit opcode:

0010 01

**Opcode**Unique for each instruction

**Destination** d=0 → Work register d=1 → file register a

Access bank a=0 → Access bank a=1 → All banks, BSR ffff ffff

**Source/Dest. address** 8-bit, Relative to a bank

#### Execution Unit: 8-bit x 8-bit integer multiplication



#### Numeration


uint8 \* uint8 = uint16
int8 \* int8 = int15

#### PIC18 multiply operations

MULWF (W-reg to F-reg)
MULLW (Litteral to W-Reg)


#### C and asm example

```
static short foo;
foo = 3*7;
MOVLW
              3
MULLW
MOVFF
              PRODL, <foo L 12bit address>
MOVFF
              PRODH, <foo H 12bit address>
       ог
MOVFF
              0xFF3, <foo L 12bit address>
              0xFF4, <foo H 12bit address>
MOVFF
PRODL is an alias for 0xFF3, declared in a header
PRODH is an alias for OxFF4, declared in a header
```




#### PIC18 architecture






Peripherals

# PIC18 CENTRAL PROCESSING UNIT PIC18F27/47K40 CPU architecture







# PIC18 CENTRAL PROCESSING UNIT PIC18F27/47K40 CPU architecture

#### Find following items in this schematic

Flash memory

**RAM** memory


Buses

program memory address bus data memory address bus data bus

Hardware pipeline stages

Fetch
Decode
Execute (ALU, multiplier)
Writeback

Program Counter register





#### PIC18F27/47K40 CPU architecture




Now that you know how the PIC18 CPU is made, you shall adapt your programming habits.

This CPU (like most of low-power MCUs) does not have any Floating-Point Unit. Therefore you should avoid using floats and doubles, and use integers instead.

Also as this MCU uses an 8-bit CPU you should use 8-bit integers (char C-type) as much as possible. They are usually large enough for control applications.

Finally you saw that the ALU performs simple operations. You should then avoid using advanced operators such as '/', '%', ...

С-Туре	custom typedef	Memory space	Values
char	int8	8 bits / 1 byte	-128 / 127
unsigned char	uint8	8 bits / 1 byte	0 / 255
short	int16	16 bits / 2 bytes	-32768 / +32767
unsigned short	uint16	16 bits / 2 bytes	0 / +65535
long	int32	32 bits / 4 bytes	-2G / +2G
unsigned long	uint32	32 bits / 4 bytes	0 / +4G
long long	int64	64 bits / 8 bytes	-9E / +9E
unsigned long long	uint64	64 bits / 8 bytes	0 / +18E
int		processor dependant	processor dependant
unsigned int		processor dependant	processor dependant
float		32 bits / 4 bytes (PIC/	
double		32 bits / 4 bytes (PIC/	(XC8)

















#### Program and data memory map



Address PIC18(L)F25/45K40 PIC18(L)F65K40 PIC18(L)Fx6K40 PIC18(L)Fx7K40 Note 1 Stack (31 Levels) 00 0000h Reset Vecor 00 0008h Interrupt Vecor High 00 0018h Interrupt Vecor Low 00 001Ah Program Flash Memory Program Flash Program Flash (8 KW) 00 3FFFh Memory Memory 00 4000h Program Flash (16 KW) (16 KW) Memory Program Flash Program 00 7FFFh (32 KW) Memory 00 8000h (64 KW) memory 00 FFFFh Present(2) 01 0000h Not Present(2) Present(2) 01 FFFFh Not Present(2) 02 0000h Not Present<sup>(2)</sup> 1F FFFFH 20 00001 User IDs (8 Words)(3) 20 000Fh 20 0010h Reserved 2F FFFFh 30 0000h Configuration Words (6 Words)(3) 30 000Bh 30 000Ch to Reserved 30 FFFFh 31 0000h Data Data EEPROM (256 Bytes) 31 00FFh Data EEPROM (1024 Bytes) 31 0100h memory Unimplemented 31 01FFh 30 000Ch Reserved to 30 FFFFh 3F FFFCh Revision ID (1 Word)(4) 3F FFFDh 3F FFFEh Device ID (1 Word)(4) 3F FFFFh

Size of program and data memories depends on the device

#### PIC18F4550 program memory map



Program Counter (Fetch stage)

Hardware stack, max 31 nested function calls (saving return addresses)


Relocatable table of interrupt vectors (redirections from IRQ to ISR)

Memory space for the embedded firmware (32 kB for the PIC18F4550 shown here)

Empty space depending on the device

Some PIC18 have up to 128 kB of program memory

Remaining space might be used for future evolutions



PIC18F4550 data memory map

Data memory segmented in 16 banks of 256 bytes (see next page for selecting the working bank)


# ENSI CAEN ÉCOLE PUBLIQUE D'INGÉNIEURS CENTRE DE RECHERCHE

# GPR (General Purpose Register file)

Registers that can be used to store any data, available for use by all instructions.

2 kB data memory for this PIC18F4550 Up to 4kB for some other PIC18

**SFR (Special Function Registers)**, linked to CPU and peripherals registers



Data Memory Map

Bank 0

05Fh

060h

#### Data memory: Bank selection



The data memory is segmented in 16 banks of 256 bytes. This is a typical construction on 8-bit architectures.

The working bank is selected by configuring four bits in the BSR (Bank Select Register).

Then instructions that use a file-register operand will access to the data with 8-bit direct addressing mode.


#### Bank select

PIC18 C language: BSR = 0x02;

PIC18 assembly language:

MOVLW 0x02

MOVWF BSR



#### From the 16-bit opcode

PIC18 assembly language: ADDWF f. d. a

16-bit opcode: 0010 01da ffff ffff

#### Data memory: Special Function Registers (SFR)

ENSI CAEN 600E BIIRINGUE DINGÉDIENES

The SFR bank is a part of the RAM data memory where CPU and peripheral registers are mapped.

It means registers are physically outside of the memory but they are accessible with a memory address.


Core memory mapped registers

Peripheral specialised functions memory mapped registers

Address	Name	Address	Name	Ad	dress	Name	A	ddress	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 <sup>(1)</sup>		FBFh	CCPR1H		F9Fh	IPR1	F7Fh	UEP15
FFEh	TOSH	FDEh	POSTINC2 <sup>(1)</sup>		FBEh	CCPR1L		F9Eh	PIR1	F7Eh	UEP14
FFDh	TOSL	FDDh	POSTDEC2 <sup>(1)</sup>		FBDh	CCP1CON		F9Dh	PIE1	F7Dh	UEP13
FFCh	STKPTR	FDCh	PREINC2 <sup>(1)</sup>		FBCh	CCPR2H	İ	F9Ch	(2)	F7Ch	UEP12
FFBh	PCLATU	FDBh	PLUSW2 <sup>(1)</sup>		FBBh	CCPR2L	Ī	F9Bh	OSCTUNE	F7Bh	UEP11
FFAh	PCLATH	FDAh	FSR2H		FBAh	CCP2CON	Ī	F9Ah	(2)	F7Ah	UEP10
FF9h	PCL	FD9h	FSR2L		FB9h	(2)		F99h	(2)	F79h	UEP9
FF8h	TBLPTRU	FD8h	STATUS		FB8h	BAUDCON	Ī	F98h	(2)	F78h	UEP8
FF7h	TBLPTRH	FD7h	TMR0H		FB7h	ECCP1DEL	İ	F97h	(2)	F77h	UEP7
FF6h	TBLPTRL	FD6h	TMR0L		FB6h	ECCP1AS	Ī	F96h	TRISE <sup>(3)</sup>	F76h	UEP6
FF5h	TABLAT	FD5h	TOCON		FB5h	CVRCON		F95h	TRISD <sup>(3)</sup>	F75h	UEP5
FF4h	PRODH	FD4h	(2)		FB4h	CMCON		F94h	TRISC	F74h	UEP4
FF3h	PRODL	FD3h	OSCCON		FB3h	TMR3H		F93h	TRISB	F73h	UEP3
FF2h	INTCON	FD2h	HLVDCON		FB2h	TMR3L		F92h	TRISA	F72h	UEP2
FF1h	INTCON2	FD1h	WDTCON		FB1h	T3CON		F91h	(2)	F71h	UEP1
FF0h	INTCON3	FD0h	RCON		FB0h	SPBRGH		F90h	(2)	F70h	UEP0
FEFh	INDF0 <sup>(1)</sup>	FCFh	TMR1H		FAFh	SPBRG		F8Fh	(2)	F6Fh	UCFG
FEEh	POSTINCO <sup>(1)</sup>	FCEh	TMR1L		FAEh	RCREG		F8Eh	(2)	F6Eh	UADDR
FEDh	POSTDEC0 <sup>(1)</sup>	FCDh	T1CON		FADh	TXREG		F8Dh	LATE <sup>(3)</sup>	F6Dh	UCON
FECh	PREINCO <sup>(1)</sup>	FCCh	TMR2		FACh	TXSTA		F8Ch	LATD <sup>(3)</sup>	F6Ch	USTAT
FEBh	PLUSW0 <sup>(1)</sup>	FCBh	PR2		FABh	RCSTA		F8Bh	LATC	F6Bh	UEIE
FEAh	FSR0H	FCAh	T2CON		FAAh	(2)		F8Ah	LATB	F6Ah	UEIR
FE9h	FSR0L	FC9h	SSPBUF		FA9h	EEADR		F89h	LATA	F69h	UIE
FE8h	WREG	FC8h	SSPADD		FA8h	EEDATA		F88h	(2)	F68h	UIR
FE7h	INDF1 <sup>(1)</sup>	FC7h	SSPSTAT		FA7h	EECON2 <sup>(1)</sup>		F87h	(2)	F67h	UFRMH
FE6h	POSTINC1 <sup>(1)</sup>	FC6h	SSPCON1		FA6h	EECON1		F86h	(2)	F66h	UFRML
FE5h	POSTDEC1 <sup>(1)</sup>	FC5h	SSPCON2		FA5h	(2)		F85h	(2)	F65h	SPPCON <sup>(3)</sup>
FE4h	PREINC1 <sup>(1)</sup>	FC4h	ADRESH		FA4h	(2)		F84h	PORTE	F64h	SPPEPS(3)
FE3h	PLUSW1 <sup>(1)</sup>	FC3h	ADRESL		FA3h	(2)		F83h	PORTD <sup>(3)</sup>	F63h	SPPCFG <sup>(3)</sup>
FE2h	FSR1H	FC2h	ADCON0		FA2h	IPR2		F82h	PORTC	F62h	SPPDATA <sup>(3)</sup>
FE1h	FSR1L	FC1h	ADCON1		FA1h	PIR2		F81h	PORTB	F61h	(2)
FE0h	BSR	FC0h	ADCON2		FA0h	PIE2		F80h	PORTA	F60h	(2)

#### Data memory: Access bank





When executing an operation that uses direct addressing, the execution stage checks the <a> field (access bank):

ADDWF f, d, a 
$$= '0' \text{ or '1'}$$

If  $\langle a \rangle = '0'$  the CPU only sees the access bank (top half of the bank #0 + SFR bank). The 4 most significant bits of the 12-bit data memory address come from the access bank register (0x0 or 0xF)  $\rightarrow$  Fast solution.

If <a> = '1' the CPU can access to all the data memory. It uses the value of the **BSR (Bank Select Register)** to generate the 4 most significant bits of the 12-bit data memory address.

Data memory


#### Find following items in this schematic

Data memory

BSR (Bank Select Register)

Access bank register


Note how they are placed relatively to each other and how the 12-bit data memory address is built.






#### PIC18 architecture





Peripherals

















#### Definition


A peripheral is a hardware function that can be used to perform specific calculus and/or process some operation while letting the CPU performing something else.

For all MCUs, peripherals are physically connected to the data bus and their internal registers are mapped to the data memory.

From the program point of view, accessing to a register (read or write) is the same as accessing to a data memory cell.

Example of PIC18F27/47K40 CPU and peripherals.





Hardware functions

**USB 2.0** MICROCHIP Ethernet MAC and PHY (10 Base-T) **CAN 2.0B** LCD Up to 128 KB Up to 4 KB Up to 1 KB ADC 10/12-bit ĖEPROM Flash RAM **Charge Time Measurement Unit** Peripheral Comparators **Memory Bus** Peripheral Pin Select 8/16-bit Timers Bus Compare/Capture/PWM Interrupt Control **EUSART PIC18F Core** 16 MIPS MSSP (SPI/I<sup>2</sup>C™) 1.8 to 5.5V Parallel Master Port **Register File** 8-bit ALU 8-bit **Brown-out Reset** eXtreme Low Power **Watchdog Timer** 8 x 8 2 MB Address Multiplier **Space** Real-Time Clock Calendar

Peripherals, guess what they do!



This lecture does not contain any material for using each peripheral. To know what is the role of a peripheral and how to configure it, the best material is the device datasheet. 31

#### Configuration, activation, use



When the processor starts (after power-on or reset), no peripheral function is configured nor activated.

The programmer must explicitly configure and activate hardware services that are needed for the application. Only then the peripherals can be used.

Most of peripherals have configuration registers that must be set once in addition to working registers that contains updated values.

I/O ports




## A port is a group of 8 pins or GPIOs (General Purpose Input/Output).

They can be used as independent digital inputs and/or outputs. The PIC18F27K40 has 5 ports (port A to port E), which makes 40 independent GPIOs available.

Each port has eight registers to control the operation. These registers are:

- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)
- TRISx registers (data direction)
- ANSELx registers (analog select)
- WPUx registers (weak pull-up)
- INLVLx (input level control)
- SLRCONx registers (slew rate control)
- ODCONx registers (open-drain control)



I/O ports



Example of GPIO (General Purpose Input/Output) on the Curiosity HPC Board.

First the RA4 pin is configured as an output, then the output value is set to 'high'. This will turn on the LED D2 on this pin.

#### PIC18 C program

# //Set RA4 as an output TRISA = 0xEF:

//Set RA4 to high level
LATD = 0x10;

#### PIC18 assembly program


```
;Set RA4 as an output
```

MOVLW 0xEF MOVWF TRISA

;Set RA4 to high level

MOVLW 0x10 MOVWF LATA





```
RA4 = pin 4 of port A (also bit 4 of registers associated to port A).

TRISx = register that contains the direction of the 8 pins of the port x ('0' = Output, '1' = Input).

LATx = register that contains the output value for pins configured as outputs in port x.
```

#### Input/output interfaces




MCUs usually have more peripherals than they can really handle.

In fact, many peripherals are connected to the same pins. This implies that some peripherals cannot be used at the very same time.


#### DIP package

#### MCLR/Vpp/RE3 -RB7/KBI3/PGD → RB6/KBI2/PGC RA1/AN1 → RB5/KBI1/PGM RA2/AN2/VREF-/CVREF → RB4/AN11/KBI0/CSSPP → RB3/AN9/CCP2<sup>(1)</sup>/VPO RA3/AN3/VREF+ -RA4/T0CKI/C1OUT/RCV RB2/AN8/INT2/VMO RA5/AN4/SS/HLVDIN/C2OUT ← → RB1/AN10/INT1/SCK/SCL RE0/AN5/CK1SPP -→ RB0/AN12/INT0/FLT0/SDI/SDA RE1/AN6/CK2SPP -RE2/AN7/OESPP RD7/SPP7/P1D RD6/SPP6/P1C OSC1/CLKI -RD5/SPP5/P1B OSC2/CLKO/RA6 RD4/SPP4 RC0/T10SO/T13CKI RC7/RX/DT/SDO RC1/T10SI/CCP2(1)/UOE RC6/TX/CK RC5/D+/VP → RC4/D-/VM → RD2/SPP2

#### TQFP package



#### QFN package




#### Input/output interfaces



As many input and output pins can be used by several peripherals, connections between pins and peripherals must be set using the Peripheral Pin Select (PPS) module.

Input pin redirections



Peripheral outputs redirections

#### **PERIPHERALS**

#### Reference clock module



Like all other MCUs, the PIC18 family offers configuration and system hardening services.

"Hardening" an application consists in making it less sensitive to its environment (power supply fluctuations, ...) or even handle unexpected situations (watchdog, ...).

Any program on PIC18 must start with this configuration:


```
/* CPU specific features configuration */
#pragma config PLLDIV=2, CPUDIV=OSC1_PLL2, FOSC=HSPLL_HS
#pragma config BOR=OFF, WDT=OFF, MCLRE=ON, LVP = OFF
```

#### **PERIPHERALS**

#### Reference clock module

ENSI CAEN ÉCOLE PUBLIQUE D'INGÉNIEURS CENTRE DE RECHERCHE

External clock (e.g. 8 MHz cristal)



#pragma config
PLLDIV=2,
CPUDIV=OSC1\_PLL2,
FOSC=HSPLL\_HS

# PERIPHERALS


## Watchdog




The watchdog is an application agent.

In normal circumstances, the application resets the watchdog timer at regular intervals.

When the application remains stuck for a long time, the watchdog timer is not reset and will eventually overflow. The watchdog will force the application to reboot by resetting the CPU.



Event
Interrupt Flag (IF)
Interrupt Request (IRQ)
Interrupt Service Routine (ISR)


















## Interrupt flag



Once a peripheral has been configured, it becomes autonomous.

When its job is done (counting, converting, ...) or when a special event occurs (message received, switch pressed, ...), the peripheral will raise a Interrupt Flag (IF).

A interrupt flag is a bit in a register, each flag corresponding to a precise event.





## Interrupt Service Routine (ISR)



However some events require immediate attention. Plus, using interrupt flags the same way as classical variables (e.g. testing them in "if" statements) is inefficient.

That is why an **interrupt mechanism** has been designed. This is the hardware way of stopping the normal execution flow of the CPU. It will then switch to the execution of a function dedicated to the event: the **ISR** (Interrupt Service Routine).

```
// Using polling

main() {

Event C // do something ... ... ... ... while(1){
    if( event_A ) ... if( event_B ) ... if( event_C )
}

Event C is if( event_C )
```

```
// Using interrupt

void event_A_ISR()
{ ... }

void event_B_ISR()
{ ... }

void event_C_ISR()
{ ... }

main() {
// do something
...

Event C
occurs here

// Main program
... execution is paused
```


## Interrupt Request (IRQ)



All interrupts are disabled by default: it is the programmer work to decide and explicitly tell which event is worthy enough to lead to an interrupt.

To do so, the programmer must configure the **Interrupt controller**.

This circuit will turn selected interrupt flags into **Interrupt Requests (IRQ)**, that will cause the CPU to stop its current work.



#### Interrupt flag

Bit in a register that *indicates* that an event has occurred.

#### Interrupt request

Physical wire connected to the CPU that makes it switch to another function.

#### **Notes**

Many interrupt flags can be linked onto the same IRQ signal.

A specific IRQ corresponds to a specific ISR.


## Interrupt controller



The **interrupt controller** consists of AND and OR gates. This circuitry independently let or prevent interrupt flags becoming interrupt requests.

To do so, one must configure the registers of the interrupt controller. Like the PIC18, most MCUs need to configure three bits for each interrupt:

the Interrupt Flag (IF) bit, the Interrupt Enable (IE) bit, the Interrupt Priority (IP) bit.




## Interrupt controller




After configuring the interrupt controller for every single interrupt source, one last parameter should allow the CPU to see IRQ signals.

Most MCUs have a Global Interrupt Enable (GIE) bit to do so. The PIC18 has two of them: GIEH and GIEL for respectively high- and low-priority interrupts.



## Interrupt controller: PIC18F27/47K40 interrupt controller logic





Three distinct IRQs can be generated:

- Reset
- High-priorityLow-priority


Interrupt Service Routine (ISR)




**Interrupt Service Routines (ISR)** are functions called by the **Interrupt vectors**, which are specific parts of the Flash memory.

When the CPU sees an Interrupt Request (IRQ), it pauses its main program and branches automatically to the corresponding interrupt vector, causing the execution of

the Interrupt Service Routine.





## Interrupt Service Routine (ISR)



ISRs are not proper functions: they should not be called from the main program.

They are automatically called whenever the CPU sees the IRQ signals (this is called "event-driven programming", fr: programmation évènementielle)

As ISRs are called at unpredictable moments, it is not possible to pass arguments to the ISR functions.

In order to exchange information between the main program and the ISRs, global variables can be used.

But remember global variables are shared resources and be used very carefully!

## Interrupt Service Routine (ISR)



## Here is an example of how writing an ISR using the Microchip XC8 toolchain.

```
/* ISR - high level Interrupt Service Routine */
void interrupt high_priority high_isr(void) {-
                                           — ISR for all high-priority interrupt sources
    —— Check if Timer 0 is the source of this interrupt
        PIRObits.TMROIF = 0;
                                           Clear the Timer 0 interrupt flag, and proceed to what it should do
    if( PIR1bits.ADIF ) { -
                                           — Check if ADC is the source of this interrupt
        PIR1bits.ADIF = 0;
                                           — Clear the ADC interrupt flag, then proceed to what it should do
/* program entry point */
void main(void) {
                                              Configure interrupt for Timer 0
    timer0_init(); -
    interrupt enable():-

    Enable interrupt for the CPU

    while(1) {
         /* user application scheduler */ — Main routine (main application function)
```

### Interrupt vector




Interrupt vectors are very small areas in the Flash memory.

- → 16 bytes for the high-priority interrupt vector
- → 2 bytes for the low-priority interrupt vector

In fact, those areas are too small to contain the ISR but they are large enough to contain CALL or GOTO instructions, which will actually call the ISR (see next page).

Technically ISR are stored in the program memory, but they should be accessed only through interrupt vectors.



#### Context switch



As an ISR can be called at anytime, it will break the **context** that the main program is using (values of W-reg, STATUS, BSR for the PIC18). All registers must be saved in order to return to prior values when the ISR has ended.

The PIC18 toolchain will usually implement a hardware context backup for the high-priority ISR and a software context backup for the low-priority ISR.


```
Hardware context backup (CPU shadow registers)
```

# Hardware context backup (Flash memory)

```
low vector:
      GOTO
              low isr
low_isr:
     MOVWF
              wreg tmp
     MOVFF
              STATUS.
                          status tmp
      MOVFF
              BSR.
                          bsr tmp
             program - ISR processing
     MOVFF
              bsr tmp.
                          BSR
     MOVFF
              status tmp, STATUS
      MOVF
              wreg tmp.
      RETFIE
```

## Summary








#### PIC18 architecture





Peripherals

### **CONTACT**





Dimitri Boudier – PRAG ENSICAEN dimitri.boudier@ensicaen.fr

# With the precious help of:

- Hugo Descoubes (PRAG ENSICAEN)
- Bogdan Cretu (MCF ENSICAEN)