




©creative (©©)

TUTORIEL

SYNTHÈSE PIC18F27K40 ET TOOLCHAIN XC8








SYNTHÈSE PIC18 ET XC8

CHAÎNE DE COMPILATION XC8



Tailles des types de donnée

Туре	Size (bits)	Arithmetic Type
bit	1	Unsigned integer
signed char	8	Signed integer
unsigned char	8	Unsigned integer
signed short	16	Signed integer
unsigned short	16	Unsigned integer
signed int	16	Signed integer
unsigned int	16	Unsigned integer
signed short long	24	Signed integer
unsigned short long	24	Unsigned integer
signed long	32	Signed integer
unsigned long	32	Unsigned integer
signed long long	32	Signed integer
unsigned long long	32	Unsigned integer



MCU PIC18F27K40



PIC18(L)F27/47K40

28/40/44-Pin, Low-Power, High-Performance Microcontrollers with XLP Technology

Description CPU et mémoire

Core Features


- C Compiler Optimized RISC Architecture
- Operating Speed:
 - DC 64 MHz clock input over the full $V_{\rm DD}$ range
 - 62.5 ns minimum instruction cycle
- · Programmable 2-Level Interrupt Priority
- · 31-Level Deep Hardware Stack
- Three 8-Bit Timers (TMR2/4/6) with Hardware Limit Timer (HLT)
- Four 16-Bit Timers (TMR0/1/3/5)
- · Low-Current Power-on Reset (POR)
- Power-up Timer (PWRT)
- Brown-out Reset (BOR)
- · Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT):
 - Watchdog Reset on too long or too short interval between watchdog clear events
 - Variable prescaler selection
 - Variable window size selection
 - All sources configurable in hardware or software

Memory

- 128K Bytes Program Flash Memory
- 3728 Bytes Data SRAM Memory




ARCHITECTURE INTERNE MCU PIC18F27K40





ASSEMBLEUR PIC18

Formats binaires des instructions





Mnemonic,			16-	Bit Instr	uction W	/ord	Status	N.	
Operan	ds	Description	Cycles	MSb			LSb	Affected	Notes
		BY	TE-ORIEN	TED OF	ERATIO	NS			
ADDWF	f, d,	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d,	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d,	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1, 2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d,	Complement f	1	0001	llda	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d,	Decrement f, Skip if 0	1 (2 or 3)	0010	llda	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d,	Decrement f, Skip if Not 0	1 (2 or 3)	0100	llda	ffff	ffff	None	1, 2
INCF	f, d,	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3,
INCFSZ	f, d,	Increment f, Skip if 0	1 (2 or 3)	0011	llda	ffff	ffff	None	4
INFSNZ	f, d,	Increment f, Skip if Not 0	1 (2 or 3)	0100	llda	ffff	ffff	None	1, 2
IORWF	f, d,	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d,	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	



Mnemoi	nic,	1400011110	16-Bit Instruction Word		Status	1101100			
Operan		Description	Cycles	MSb			LSb	Affected	Notes
		f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	llla	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	Olda	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d,	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d,	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	00da	ffff	ffff	None	1, 2
SUBFWB	f, d,	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
SUBWF	f, d,	Subtract WREG from f	1	0101	llda	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with borrow	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
SWAPF	f, d,	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d,	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	
10		В	IT-ORIENT	ED OPE	ERATION	NS			
BCF	f, b,	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b,	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2



Mnemonic,			0	16-1	Bit Instr	uction W	ord/	Status	Notes
Operan	ds	Description	Cycles	MSb			LSb	Affected	Notes
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b,	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b,	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
			CONTRO	L OPER	ATIONS				
ВС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	4
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 ⁽²⁾	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	Onnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 ⁽²⁾	1110	0000	nnnn	nnnn	None	
CALL	k, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	-	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	k	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		



Mnemonic	nic,		0	16-	Bit Instr	Status			
Operan		Description	Cycles	MSb			LSb	Affected	Notes
NOP	-	No Operation	1	0000	0000	0000	0000	None	
NOP		No Operation	1	1111	XXXX	xxxx	хххх	None	
POP		Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	-	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	lnnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	-	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	
			LITERAL	OPERA	ATIONS				
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	



Jeu d'instructions PIC18

Mnemonic,	Description	Overlan.	16-	Bit Instr	Status	Notes			
Operan	ds	Description	Cycles	MSb			LSb	Affected	Notes
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
		DATA MEMOR	Y ↔ PRO	GRAM M	IEMORY	OPERA	TIONS		
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Note:

- When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.
- If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles.
 The second cycle is executed as a NOP.
- 4. Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.