Abstract 3-Axis Accelerometer QMA6100P

Advanced Information

Rev: A1

The QMA6100P is a three-axis accelerometer. This surface-mount, small sized chip has integrated acceleration transducer with signal conditioning ASIC, sensing tilt, motion, shock and vibration, targeted for applications such as screen rotation, step counting, sleep monitor, gaming and personal navigation in mobile and wearable smart devices.

The QMA6100P is based on the state-of-the-art, high resolution single crystal silicon MEMS technology. Along with custom-designed 14-bit ADC ASIC, it offers the advantages of low noise, high accuracy, low power consumption, and offset trimming. The device supports digital interface I²C and SPI.

The QMA6100P is in a 2x2x0.95 mm³ surface mount 12-pin land grid array (LGA) package.

FEATURES

- 3-Axis Accelerometer in a 2x2x0.95 mm³ Land Grid Array Package (LGA), guaranteed to operate over a temperature range of -40 °C to +85 °C.
- ▶ 14-Bit ADC with low noise accelerometer sensor
- ► I²C Interface with SDR modes. Support SPI digital interface
- ▶ Built-In Self-Test
- Wide range operation voltage (1.71V to 3.6V) and low power consumption (5-44uA low power conversion current)
- Integrated FIFO with depth of 64 frames RoHS compliant, halogen-free
- ▶ Built—in motion algorithm

BENEFIT

- Small size for highly integrated products. Signals have been digitized and factory trimmed.
- High resolution allows for motion and tilt sensing
- High-Speed Interfaces for fast data communications.
- Enables low-cost functionality test after assembly in production
- Automatically maintains sensor's sensitivity under wide operation voltage range and compatible with battery powered applications
- Environmental protection and wide applications
- Low power and easy applications including step counting, sleep monitor, gaming and personal navigation

Document #: 13-52-20 **Title:** QMA6100P Preliminary Datasheet

Rev: A1

CONTENTS

COI	NTENTS		2
1	INTERNA	AL SCHEMATIC DIAGRAM	3
	1.1	Internal Schematic Diagram	3
2	SPECIFIC	CATIONS AND I/O CHARACTERISTICS	3
	2.1	Product Specifications	3
	2.2	Absolute Maximum Ratings	4
	2.3	I/O Characteristics	5
3	PACKAG	E PIN CONFIGURATIONS	5
	3.1	Package 3-D View	5
	3.2	Package Outlines	7
4	EXTERN	AL CONNECTION	8
	4.1	I2C Single Supply connection	8
	4.2	SPI Single Supply connection	
5	BASIC D	EVICE OPERATION	
	5.1	Acceleration sensor	9
	5.2	Power Management	
	5.3	Power On/Off Time	
	5.4	Communication Bus Interface I ² C and Its Addresses	.11
6	MODES (OF OPERATION	
	6.1	Modes Transition	
	6.2	Description of Modes	
7	Functions	and interrupts	
	7.1	STEP_INT	
	7.2	DRDY_INT	
	7.3	ANY_MOT_INT	
	7.4	SIG_MOT_INT	
	7.5	NO_MOT_INT	
	7.6	TAP_INT	
	7.7	RAISE_INT	. 18
	7.8	FIFO_INT	
	7.9	Interrupt configuration	
8	I ² C COM	MUNICATION PROTOCOL	
	8.1	I ² C Timings	
	8.2	I ² C R/W Operation	
	8.3	Serial Peripheral Interface(SPI)	
9	REGISTE	ERS	
	9.1	Register Map	
	9.2	Register Definition	

1 INTERNAL SCHEMATIC DIAGRAM

1.1 Internal Schematic Diagram




Figure 1. Block Diagram

Table 1. Block Function

Block	Function
Transducer	3-axis acceleration sensor
CVA	Charge-to-Voltage amplifier for sensor signals
Interrupt	Digital interrupt engine, to generate interrupt signal on data conversion, and motion function
FSM	Finite state machine, to control device in different mode
I ² C/SPI	Interface logic data I/O
OSC	Oscillator for internal operation
Power	Power block, including LDO

2 SPECIFICATIONS AND I/O CHARACTERISTICS

2.1 Product Specifications

Table 2. Specifications (* Tested and specified at 25°C and 3.0V VDD except stated otherwise.)

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	3 / 37
--	--------



Document #: 13-52-20 **Title:** QMA6100P Preliminary Datasheet

Rev: A1

Parameter	Conditions	Min	Тур	Max	Unit
Supply voltage VDD	VDD, for internal blocks	1.71	3.3	3.6	V
Standby current	VDD and VDDIO on		0.5		μΑ
	ODR=800 Hz		38		
Low power current	ODR=400 Hz		19		μΑ
	ODR=200 Hz		10		
	ODR=80 Hz		5		
	ODR=50Hz		149		
Low noise current	ODR=25 Hz		75		μΑ
	ODR=12.5 Hz		38		
	ODR=6.25 Hz		19		
Data output rate (ODR)		1.25		1000	Samples /sec
Startup time	From the time when VDD reaches to 90% of final value to the time when device is ready for conversion		2		ms
Wakeup time	From the time device enters into active mode to the time device is ready for conversion		1		ms
Operating		-40		85	$^{\circ}$
temperature Acceleration Full			±2/±4/±8/		
Range			±2/±4/±8/ ±16/±32		g
	FS=±2g		4096		
	FS=±4g		2048		1 ,
Sensitivity	FS=±8g		1024		LSB/g
	FS=±16g		512		
	FS=±32g		256		
Sensitivity Temperature Drift	FS=±2g, Normal VDD Supplies		±0.02		%/℃
Sensitivity tolerance	Gain accuracy		±4		%
Zero-g offset	FS=±2g, Normal VDD Supplies		±80		mg
Zero-g offset Temperature Drift	FS=±2g, Normal VDD Supplies		±2		mg/℃
Noise density	FS=±2g, run state		220		μg/√Hz
Nonlinearity	FS=±2g, Best fit straight line,		±0.5		%FS
Cross Axis Sensitivity			1		%

2.2 **Absolute Maximum Ratings**

Table 3. Absolute Maximum Ratings (Tested at 25°C except stated otherwise.)

Item	Symbol	Min	Max	Unit	Remark
Power Supply Voltage	Vddmax	-0.3	5.4	V	
Input Voltage (other than power)	Vmax	-0.2	Vdd+0.2	V	
Reflow Classification	MSL3, 20	50°C P€	eak Temper	ature	
Storage Temperature	Tstr	-50	150	$^{\circ}$	

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.

4\$₽ 砂睿	Document #:	13-52-20	Title:	QMA6100P Preliminary Datasheet	Rev: A1
-------------------	-------------	----------	--------	--------------------------------	---------

Storage Humidity	Hstr	10	95	%RH	
ESD(HBM)	Vhbm		±2000	V	
ESD(MM)	Vmm		±200	V	
ESD(CDM)	Vcdm		±500	V	
Shock Immunity			10000	g	duration < 200uS

2.3 I/O Characteristics


Table 4. I/O Characteristics


Item	Symbol	Condition	Min	Тур	Max	Unit
Digital Input Low Voltage	Vil_d		-	-	Vddio*0.2	V
Digital Input High Voltage	Vih_d		Vddio*0.8	-	ı	V
Digital Input Hysterisis	Vidhys		Vddio*0.1	-	ı	V
Digital Output Low Voltage(I ² C)	Vol_d1	Io=3mA (SDI) *1)	0	-	Vddio*0.2	V
Digital Output Low Voltage (SPI)	Vol_d2	Io=1mA (SDI, SDO) *1)	0	-	Vddio*0.2	V
Digital Output High Voltage1 (SPI) (Vio>=1.62V)	Voh_d1	Io=1mA (SDI, SDO) *1)	Vddio*0.8	-	-	V
Digital Output High Voltage2 (SPI) (Vio>=1.2V)	Voh_d2	lo=1mA (SDI, SDO) *1)	Vddio*0.6	-	-	V
Leakage Current at Output OFF	Ioff	SDX, AD0	-10	-	10	μΑ
Internal Pullup Resistor	Rpullup	SENB	70	120	190	koh m
I ² C Load Capacitor	Cb	SDX, SCX	-	-	400	pF
Load Capacitance of Reset Terminal	Crst		-	ı	20	pF
Pulse Width of Asynchronous Reset	Trst		100	-	-	μsec
Power on Startup Time	Tstart		-	-	10	msec

3 PACKAGE PIN CONFIGURATIONS

3.1 Package 3-D View

Arrow indicates direction of g field that generates a positive output reading in normal measurement configuration.








Figure 2. Package View

Table 5. Pin Configurations

No	Name	10	Description	Logic Level
1	AD0	ı	LSB of I ² C address, or SDO of SPI serial data output	VDDIO
2	SDX	1/0	SDA of I2C serial data, or SDI of SPI serial data input	VDDIO
3	VDD	Р	Power supply to internal circuitry	NA
4	RESV1	Α	Reserved	NA
5	INT1	0	Interrupt1	VDDIO
6	INT2	0	Interrupt2	VDDIO
7	NC	NC	Not connected	NA
8	GNDIO	G	Ground to IO	GND
9	GND	G	Ground to internal circuitry	NA
10	SENB	ı	Protocol selection	VDDIO
11	RESV2	Α	Reserved	NA
12	SCX	ı	SCL of I2C serial clock, or SCK of SPI serial clock	VDDIO

No	Name	10		Connectivity	
INO	Name	10	I2C	SPI_3W	SPI_4W
1	AD0	1	VDDIO/GND	Float	MISO
2	SDX	1/0	SDA	SDI/SDO	MOSI
3	VDD	Р	VDD	VDD	VDD
4	RESV1	Α	Float/GND	Float/GND	Float/GND
5	INT1	0	INT1	INT1	INT1
6	INT2	0	INT2	INT2	INT2

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.

4\$₽ 砂睿	Document #:	13-52-20	Title:	QMA6100P Preliminary Datasheet	Rev: A1
-------------------	-------------	----------	--------	--------------------------------	---------

7	NC	NC	NC	NC	NC
8	GNDIO	G	GND	GND	GND
9	GND	G	GND	GND	GND
10	SENB	1	VDDIO/Float	CSB	CSB
11	RESV2	Α	VDDIO/Float/GND	VDDIO/Float/GND	VDDIO/Float/GND
12	SCX	ı	SCL	SCK	SCK


3.2 Package Outlines

3.2.1 Package Type

LGA (Land Grid Array)

3.2.2 Package Outline Drawing

2.0mm (Length)*2.0mm (Width)*0.95mm (Height)



MENSIONA	L REFERE	NCES	unit nn	DIMENSIONA	L REFERENCE:
REF.	Mln.	Non.	Иах.	REF.	TOLERANC
Α	0.90	0.95	1.00		AND P
A1	-	-	0.03	aaa	0
A2	-	-	0.97	bbb	0
k	0.20	0.25	0.30	CCC	0
L	0.20	0.25	0.30	ddd	0
D	1.925	2.00	2.075	666	0
E	1.925	2.00	2.075		
Di		1.50 BSC			
E1		1.50 BSC			
ZD	(0.25 BS0	3		
70		OF DO	,		

NOTE:

1. CONTROLLING DIMENSION: MILLIMETER.

Figure 3. Package Outline Drawing

3.2.3 Tape And Reel

Devices are shipped in reels, in standard cardboard box packaging.

Package	Reel Size	WidthxPitch	Qty/reel	Trailer(Inner	Leader(Outer	Pin 1 Location
				layer Min length)	layer Min length	
LGA(2x2)	13"	12*4	5000	300mm	300mm	Up Right

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.

4 EXTERNAL CONNECTION

4.1 I2C Single Supply connection




Figure 4. I2C Single Supply Connection

4.2 SPI Single Supply connection

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.



Document #: 13-52-20 **Title:** QMA6100P Preliminary Datasheet

Rev: A1




Figure 5. SPI Single Supply Connection

5 BASIC DEVICE OPERATION

5.1 Acceleration sensor

The QMA6100P acceleration sensor circuit consists of tri-axial sensors and application specific support circuits to measure the acceleration of device. When a DC power supply is applied to the sensor, the sensor converts any accelerating incident in the sensitive axis directions to charge output.


5.2 Power Management

Device has one power supply pins. VDD is the main power supply for all of the internal blocks, including analog and digital.

The device contains a power-on-reset generator. It generates reset pulse as power on, which can load the register's default value, for the device to function properly.

To make sure the POR block functions well, we should have such constrains on the timing of VDD

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.



The device should turn-on both power pins in order to operate properly. When the device is powered on, all registers are reset by POR, then the device transits to the standby mode and waits for further commends.

Table 6 provides references for four power states.

Table 6. Power States

Power State	VDD	Power State Description
1 0V		Device off
2	1.71V-3.6V	Device on, normal operation mode, enters standby mode after POR

5.3 Power On/Off Time

Device has one power supply pins and two ground pins. VDD is the main power supply for all of the internal blocks, including analog and digital. GND is OV supply for all of internal blocks, and GNDIO for digital interface.

There is no limitation on the voltage levels of VDD, as long as it is within operating range.


The device contains a power-on-reset generator. It generates reset pulse as power on, which can load the register's default value, for the device to function properly.


To make sure the POR block functions well, we should have such constrains on the timing of VDD. The power on/off time related to the device is in Table 7

Table 7. Time Required for Power On/Off

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
POR Completion	PORT	Time Period After VDD and			250	μs
Time		VDDIO at Operating Voltage to				
		Ready for I ² C Commend and				
		Analogy Measurement.				
Power off Voltage	SDV	Voltage that Device Considers to			0.2	V
		be Power Down.				
Power on Interval	PINT	Time Period Required for Voltage	100			μs
		Lower Than SDV to Enable Next				
		POR				
Power on Time	PSUP	Time Period Required for Voltage			50	ms
		from SDV to 90% of final value				

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.





Power On/Off Timing Figure 9. Power On/Off Timing

5.4 Communication Bus Interface I²C and Its Addresses

This device will be connected to a serial interface bus as a slave device under the control of a master device, such as the processor. Control of this device is carried out via I²C.

This device is compliant with I²C -Bus Specification, document number: 9398 393 40011. As an I²C compatible device, this device has a 7-bit serial address and supports I²C protocols. This device supports standard and fast speed modes, 100 kHz and 400 kHz, respectively. External pull-up resistors are required to support all these modes.

There are two I^2C addresses selected by connecting pin 1 (AD0) to GND or VDD. The first six MSB are hardware configured to "001001" and the LSB can be configured by AD0.

Table 8. I²C Address Options

AD0 (pin 1)	I ² C Slave Address (HEX)	I ² C Slave Address (BIN)	
Connect to GND	12	0010010	
Connect to VDD	13	0010011	

6 MODES OF OPERATION

6.1 Modes Transition

QMA6100P has two different operational modes, controlled by register (0x11), MODE_BIT. The main purpose of these modes is for power management. The modes can be transited from one to another, as shown below, through I^2C commands. The default mode after power-on is standby mode.


T	The information contained herein is the exclusive property of QST, and shall not be distributed,
re	eproduced, or disclosed in whole or in part without prior written permission of QST.



Document #:

13-52-20 **Title:** QMA6100P Preliminary Datasheet

Rev: A1






Figure 10. Basic operation flow after power-on

Figure 11. The work mode transferring

The default mode after power on is standby mode. Through I²C instruction, device can switch between standby mode and active mode. With SOFTRESET by writing 0xB6 into register 0x36, all of the registers will get default values. SOFTRESET can be done both in active mode and in standby mode. Also, by writing 1 in NVM LOAD (0x33<3>) when device is in active mode, the NVM related image registers will get default value from NVM, however, other registers will keep the values of their own.

6.2 Description of Modes

6.2.1 **Active Mode**

In active mode, the ADC digitizes the charge signals from transducer, and digital signal processor conditions these signals in digital domain, processes the interrupts, and send data to Data registers (0x01~0x06) and FIFO (accessible through register 0x3F).


6.2.2 Standby Mode

In standby mode, most of the blocks are off, while device is ready for access through I²C. Standby mode is the default mode after power on or soft reset. Device can enter into this mode by set the soft reset register (0x36) to 0xB6 or set the MODE BIT (0x11<7>) to logic 0.

Functions and interrupts

ASIC support interrupts, such as STEP_INT, DRDY_INT, ANY_MOT_INT, SIG_MOT_INT, NO_MOT_INT, RAISE_INT and FIFO INT, etc.

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.



7.1 STEP_INT

The STEP_FPAG detect that the user is entering/exiting step mode. When the user enters into step mode, at least one axis sensor data will vary periodically, by numbering the variation periods and the acceleration intensity the step counter can be calculated.




Figure 10. STEP SIGNAL

The related interrupt status bit is STEP_INT (0x0A<3>) and SIG_STEP (0x0A<6>). When the interrupt is generated, the value of STEP_INT will be set to logic 1, which will be cleared after the interrupt status register is read by user. STEP_IEN/SIG_STEP_IEN (0x16<3>/0x16<6>) is the enable bit for the STEP_INT/SIG_STEP_INT. Also, to get this interrupt on PIN_INT1 and/or PIN_INT2, we need to set INT1_STEP (0x19<3>)/INT1_SIG_STEP (0x19<6>) or INT2_STEP (0x1B<3>) /INT2_SIG_STEP (0x1B<6>) to logic 1, to map the interrupt to the interrupt PINs.

7.2 DRDY_INT


The width of the acceleration data is 14 bits, in two's complement representation. The data of each axis is split into 2 parts, the MSB part (one byte contains bit 13 to bit 6) and the LSB part (one byte contains bit 5 to bit 0). Reading data should start with LSB part. When user is reading the LSB byte of data, to ensure the integrity of the acceleration data, the content of MSB can be locked, by setting SHADOW_DIS (0x21<6>) to logic 0. This lock function can be disabled by setting SHADOW_DIS to logic 1. Without lock, the MSB and LSB content will be updated by new value immediately. The bit NEW_DATA in the LSB byte is the flag of the new data. If new data is updated, this NEW_DATA flag will be 1, and will be cleared when corresponding MSB or LSB is read by user.

Also, the user should note that even with SHADOW DIS=0, the data of 3 axes are not guaranteed from the same time point.

The device supports four different acceleration measurement ranges. The range is setting through RANGE (0x0F<3:0>), and the details as following:

RANGE	Acceleration range	Resolution
0001	2g	244ug/LSB
0010	4g	488ug/LSB
0100	8g	977ug/LSB

The information contained herein is the exclusive property of QST, and shall not be distributed,	13 / 37
reproduced, or disclosed in whole or in part without prior written permission of QST.	



1000	16g	1.95mg/LSB					
1111	32g	3.91mg/LSB					
Others	2g	244ug/LSB					

The interrupt for the new data serves for the synchronous data reading for the host. It is generated after storing a new value of z-axis acceleration data into data register. This interrupt will be cleared automatically when the next data conversion cycle starts, and the interrupt will be effective about 64*MCLK, and automatically cleared. The interrupt mode for the new data is fixed to be non-latched.

7.3 ANY_MOT_INT

Any motion Any motion detection uses slope between two successive data to detect the changes in motion. It generates interrupt when a preset threshold ANY_MOT_TH (0x2E) is exceeded.


The time difference between two successive data depends on the output data rate (ODR).

$$Slope(t1) = (acc(t1) - acc(t0)) * ODR$$

The any motion detection criteria are fulfilled and interrupt is generated if any of enabled channels exceeds ANY_MOT_TH for ANY_MOT_DUR (0x2C<1:0>) consecutive times.


As long as all the enabled channels data fall or stay below ANY_MOT_TH for ANY_MOT_DUR consecutive times, the interrupt will be reset unless the interrupt signal is latched.

The any motion detection engine will send out the signals of axis which triggered the interrupt (ANY_MOT_FIRST_X (0x09<0>), ANY_MOT_FIRST_Y (0x09<1>), ANY_MOT_FIRST_Z (0x09<2>)) and the sign of the motion (ANY_MOT_SIGN (0x09<3>))



There is an option for using any motion detector to detect high-g.

If the 0x2F<6> (any_mot_in_sel) is logic-1, the input of any-motion detector would be acceleration, and the threshold range would cover full scale range.



any_mot_in_sel (0x2F<6>): 0 for any motion detection 1 for high-g detection



Document #: 13-52-20

Title: QMA6100P Preliminary Datasheet

Rev: A1

7.4 SIG_MOT_INT


A significant motion is a motion due to a change in user location.

The algorithm is as following:

- 1) Look for movement, same setting as any motion detection
- 2) If movement detected, sleep for T Skip (0x2F<3:2>)
- 3) Look for movement
 - a) If no movement detected within T Proof (0x2F<5:4>), go back to 1
 - b) If movement detected, report a significant movement, and generate the interrupt

The significant motion detection and any motion detection are exclusive, user can select either one through SIG_MOT_SEL (0x2F<0>).


If significant motion is detected, the engine will set SIG_MOT_INT (0x0A<0>).



7.5 NO_MOT_INT

No-motion interrupt is generated if the slope (absolute value of acceleration difference) on all selected axes is smaller than the programmable threshold for a programmable time. Figure shows the timing for the no-motion interrupt. Register (0x2C) NO_MOT_DUR defines the delay times before the no-motion interrupt is generated. Table lists the delay times adjustable with register (0x2C) NO_MOT_DUR.

The no-motion interrupt is enabled per axis by writing logic 1 to bits (0x18) NO_MOTION_EN_X, (0x18) NO_MOTION_EN_Y, and (0x18) NO_MOTION_EN_Z, respectively. The no-motion threshold is set through the (0x2D) NO_MOT_TH register. The meaning of an LSB of (0x2D) NO_MOT_TH depends on the selected g-range: it corresponds to 3.91mg in 2g-range (7.81mg in 4g-range, 15.6mg in 8g-range, 31.25mg in 16g-range, 62.5mg in 32g-range). Therefore the maximum value is 996mg in 2g-range (2g in 4g-range, 4g in 8g-range, 8g in 16g-range, and 16g in 32g-range). The time difference between the successive acceleration samples depends on the selected ODR and equates to 1/ODR.



7.6 TAP_INT

Tap detection allows the device to detect the events such as clicking or double clicking of a touch-pad. A tap event is detected if a pre-defined slope of the acceleration. The tap detection includes single tap (S_TAP), double tap (D_TAP), triple tap (T_TAP), and quadruple tap (Q TAP). A 'Single tap' is a single event within a certain shock time, followed by a certain quiet time. A 'double tap' consists of a first such event followed by a second event within a defined time frame, and so on.

Each tap interrupt can be enabled (disabled) by setting '1' ('0') to S_TAP_EN(0x16<7>), D_TAP_EN(0x16<5>), T TAP EN(0x16<4>), and Q TAP EN(0x16<0>).

The status of each tap interrupt is stored in S_TAP_INT(0x0A<7>), D_TAP_INT(0x0A<5>), T_TAP_INT(0x0A<4>), and Q TAP INT(0x0B<0>).

The shock and quiet threshold for detecting a tap event is set by register (0x2B) TAP_SHOCK_TH and (0x1E) TAP_QUIET_TH. The meaning of threshold LSB is 31.25mg, the range is $0 \sim 2G$.

The tap input selection is defined in (0x2B<7:6>) TAP IN SEL, the default input is $\sqrt{x^2 + y^2 + z^2}$, the tap detector could only detect 1 axis as shown below:

TAP IN SEL<1:0>:


- 0: X-axis
- 1: Y-axis
- 2: Z-axis
- 3: $\sqrt{x^2 + y^2 + z^2}$

In figure the timing for tap is visualized:

Document #: 13-52-20

Title: QMA6100P Preliminary Datasheet

Rev: A1



7.7 RAISE INT

Raise wake algorithm is used to detect the action of raise hand (or hand down). The interrupt is enabled by writing logic 1 to bits (0X16[1]) RAISE_EN, (0X16[2]) HD_EN. User can adjust the sensitivity through the registers. The register RAISE_WAKE_SUM_TH(0X22[5:0]) defines the strength of hand action (raise and down). The register RAISE_DIFF_TH(0X23[1:0],0X22[7:6]) defines the differential values of twice actions, when the hand behavior almost done the differential value will be smaller and we can use this register to set the threshold. RAISE_WAKE_PERIOD and RAISE_WAKE_TIMEOUT_TH define the duration of the total hand action.

7.8 FIFO INT

This device has integrated FIFO memory, capable of storing up to 64 frames, with each frame contains three 14bits words, for acceleration data of X, Y, and Z axis. All of the 3-axes acceleration is sampled at same time point

The FIFO can be configured as three modes, FIFO mode, STREAM mode, and BYPASS mode. FIFO mode.


In FIFO mode, the acceleration data of selected axes are stored in the buffer memory. If enabled, a watermark interrupt can be triggered when the buffer filled up to the defined level. The buffer will continuously be filled until the fill level reaches to 64. When the buffer is full, data collection stops, and the new data will be ignored. Also, FIFO_FULL interrupt will be triggered when enabled.

STREAM mode

In STREAM mode, the acceleration data of selected axes will be stored into the buffer until the buffer is full. The buffer's depth is 64 now. when the buffer is full, data collection continues, and the oldest data is discarded. If enabled, a watermark interrupt will be triggered when the fill level reached to the defined level. Also, when buffer is full, FIFO_FULL interrupt will be triggered if enabled. If any old data is discarded, the FIFO_OR (0x0B<7>) will be set to be logic 1. BYPASS mode

In BYPASS mode, only the current acceleration data of selected axes can be read out from FIFO. The FIFO acts like the STREAM mode when a depth of 1. Compared to reading directly from data register, this mode has the advantage of ensuring the package of xyz data are from same time point. The data registers are updated sequentially and have chance for

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.



xyz data are from different time. Also, if any old data is discarded, the FIFO_OR will be set to be logic 1, similar as that in STREAM mode.

Rev: A1

The FIFO mode can be configured by setting FIFO_MODE (0x3E<7:6>).

FIFO_MODE	MODE					
00	BYPASS					
01	FIFO					
10	STREAM					
11	FIFO					

User can select the acceleration data of which axes to be stored in FIFO. This configuration can be done by setting FIFO_CH (0x3E<2:0>)

If all of the 3-axes data are selected, the format of data read from 0x3F is as following

XLSB XMSB	YLSB	YMSB	ZLSB	ZMSB
-----------	------	------	------	------

These comprise one frame

If only one axis is enabled, the format data read from 0x3F is as following

These comprise one frame

If the frame is not read completely, the remaining parts of the frame will be discarded.

If the FIFO is read beyond the FIFO fill level, all zeroes will be read out.

FIFO_FRAME_COUNTER (0x0E<7:0>) reflects the current filled level of the buffer. If additional data frames are written into the buffer when FIFO is full (in STREAM mode or BYPASS mode), then FIFO_OR (0x0B<7>) is set to be logic 1. This FIFO_OR bit can be considered as flag of discarding old data.

When a write access to one of the FIFO configuration registers (0x3E) or watermark registers (0x31) occurs, the FIFO buffer will be cleared, the FIFO fill level indication register FIFO_FRAME_COUNTER (0x0E<7:0>) will be cleared, and the FIFO_OR (0x0B<7>) will be cleared as well.

As mentioned above, FIFO controller contains two interrupts, FIFO_FULL interrupt and watermark interrupt. These two interrupts are functional in all of the FIFO operating modes.

The watermark interrupt is triggered when the filled level of buffer reached to the level that is defined by register FIFO_WM_LVL (0x31<7:0>), if the interrupt is enabled by setting INT_FWM_EN (0x17<6>) to logic 1 and INT1_FWM (0x1A<6>) or INT2_FWM (0x1C<6>) is set.

The FIFO_FULL interrupt is triggered when the buffer has been fully filled. In FIFO mode, the filled level is 64, and in STREAM mode the filled level is 64, in BYPASS mode the filled level is 1. To enable FIFO_FULL interrupt, INT_FFULL_EN (0x17<5>) should be set to 1, and INT1_FFULL (0x1A<5>) and INT2_FFULL (0x1C<5>) is set.

The status of watermark interrupt and FIFO full interrupt can be read through INT_STAT (0x0B) After soft-reset, the watermark interrupt and FIFO full interrupt are disabled.

For the FIFO to recollect the data, user should reconfigure the register FIFO_MODE.

7.9 Interrupt configuration

The device has the above 3 interrupt engines. Each of the interrupts can be enabled and configured independently. If the trigger condition of the enabled interrupt fulfilled, the corresponding interrupt status bit will be set to logic 1, and the mapped interrupt pin will be activated. The device has two interrupt PINs, INT1 and INT2. Each of the interrupts can be mapped to either PIN or both PINs.

The interrupt status registers $INT_ST(0x09^{\circ}0x0d)$ will update when a new data word is written into the data registers. If an interrupt is disabled, the related active interrupt status bit is disabled immediately.

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	19 / 37



Document #: 13-52-20

13-52-20 Title: QMA6100P Preliminary Datasheet

Rev: A1

When interrupt condition is fulfilled, related bit of interrupt will be set, until the associated interrupt condition is no more valid. Read operation to related register will also clear the register.

Device supports 2 interrupt modes, non-latched, and latched mode. The interrupt modes are set through LATCH_INT (0x21<0>).

In non-latched mode, the mapped interrupt pin will be set and/or cleared same as associated interrupt register bit. Also, the mapped interrupt pin can be cleared with read operation to any of the INT_ST(0x09~0x0d).

Exception to this is the new data interrupt and step interrupt, which are automatically reset after a fixed time (T_Pulse = 64/MCLK), no matter LATCH INT (0x21<0>) is set to 0 or 1.

In latched mode, the clearings of mapped pins are determined by INT_RD_CLR (0x21<7>). If the condition for trigging the interrupt still holds, the interrupt status will be set again with the next change of the data registers.

Mapping the interrupt pins can be set by INT_MAP (0x19~0x1B).

The electrical interrupt pins can be set INT_PIN_CONF (0x20<3:0>). The active logic level can be set to 1 or 0, and the interrupt pin can be set to open-drain or push-pull.

>	Document #:	13-52-20	Title:	QMA6100P Preliminary Datasheet	Rev: A1
矽睿					

8 I²C COMMUNICATION PROTOCOL

8.1 I²C Timings

Table 9 and Figure 11 describe the I²C communication protocol times

Table 9. I²C Timings

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL Clock	f _{scl}		0		400	kHz
SCL Low Period	t_{low}		1			μs
SCL High Period	t_{high}		1			μs
SDA Setup Time	t _{sudat}		0.1			μs
SDA Hold Time	t _{hddat}		0		0.9	μs
Start Hold Time	t _{hdsta}		0.6			μs
Start Setup Time	t _{susta}		0.6			μs
Stop Setup Time	t _{susto}		0.6			μs
New Transmission	t _{buf}		1.3			116
Time						μs
Rise Time	t _r					μs
Fall Time	t_{f}					μs




Figure 11. I²C Timing Diagram

8.2 I²C R/W Operation

8.2.1 Abbreviation

Table 10. Abbreviation

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.



Document #: 13-52-20 **Title:** QMA6100P Preliminary Datasheet

Rev: A1

SACK	Acknowledged by slave
MACK	Acknowledged by master
NACK	Not acknowledged by master
RW	Read/Write

8.2.2 Start/Stop/Ack

START: Data transmission begins with a high to transition on SDA while SCL is held high. Once I²C transmission starts, the bus is considered busy.

STOP: STOP condition is a low to high transition on SDA line while SCL is held high.

ACK: Each byte of data transferred must be acknowledged. The transmitter must release the SDA line during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

NACK: If the receiver doesn't pull down the SDA line during the high period of the acknowledge clock cycle, it's recognized as NACK by the transmitter.

8.2.3 I²C Write

I²C write sequence begins with start condition generated by master followed by 7 bits slave address and a write bit (R/W=0). The slave sends an acknowledge bit (ACK=0) and releases the bus. The master sends the one-byte register address. The slave again acknowledges the transmission and waits for 8 bits data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

Table 11. I²C Write

		S	lave	e Ad	ldre	SS		R		Register Address (0x11)							Data												
TS								W	SΑ								42	(0x80)						4S	TS	rs			
ART	0	0	1	0	0	1	0	0	ĆK	0	0	0	1	0	0	0	1	ĆĶ	1	0	0	0	0	0	0	0	\CK	-Ġ	

8.2.4 I²C Read

 I^2C write sequence consists of a one-byte I^2C write phase followed by the I^2C read phase. A start condition must be generated between two phases. The I^2C write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (R/W=1). Then master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A NACK from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

The register address is automatically incremented and more than one byte can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified in the current I²C write command.

Table 12. I²C Read

ST			Sla	ave	Ad	ldre	SS		R W			Register Address (0x00)								
TART	(0 ()	1	0	0	1	0	0	Ć	0	0	0	0	0	0	0	0	ACK	
ST	Slave Address								R W	SA					ta 00)			ı	Μ	Data (0x01)

	4	S	P	矽	'睿		Do	ocu	mer	nt #:	1	3-5	52-	20	Ti	tle	: (QM	A61	.00	P P	rel	imi	inai	ry I	Oat	ash	eet]	Rev: A1
		0	0	1	0	0	1	0	1		0	0	0	0	0	0	1	0		0	0	0	0	0	0	0	0	Ť		
I VICE	MACK	Data (0x02) 0 0 0 0 0 0 1 0				MACK							MACK	Data (0x07) 0 0 0 0 0 0 0 0 0 0				STOP												

8.3 Serial Peripheral Interface(SPI)

The timing specification of SPI is given in the following table.

Table 13: SPI timing

Parameter	Symbol	Condition	Min.	Max.	Unit
Clock Frequency	f_{SPI}	Max. load on SDI or	0	10	MHz
		SDO=25pF			
SCK Low Pulse	t _{SCKL}		20		ns
SCK High Pulse	t _{SCKH}		20		ns
SDI Setup Time	t _{SDI_setup}		20		ns
SDI Hold Time	t _{SDI_hold}		20		ns
SDO Output Delay	t _{sdo od}	Load =25pF		30	ns
		Load =250pF,		40	ns
		$V_{ddio} = 2.4V$			
SENB Setup Time	t _{SENB_setup}		20		ns
SENB Hold Time	t _{SENB_hold}		40		ns

The following figure shows the definition of SPI timing given in table 13:




Figure. 12 SPI timing diagram

The SPI interface of QMA6100P is compatible with two modes, '00' and '11'. The automatic selection between mode '00' and mode '11' is done based on the value of SCK at the falling edge of SENB. Two configurations of SPI interface are supported by QMA6100P: 4-wire and 3-wire. The same protocol is used by both configurations. The device operates in 4-wire configuration by default. The configuration can be switched to 3-wire configuration by setting EN_SPI3W(0x20[5])=1. Pin SDI is used as the common data pin in 3-wire configuration.

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.