



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## 1 Embedded Registers

### 1.1 Register Map

The KX134-1211 has embedded 8-bit registers that are accessible by the user. This section contains the addresses for all embedded registers and describes bit functions of each register. Table 1 below provides a listing of the accessible 8-bit registers and their addresses.

Address	Register Name	R/W	Address	Register Name	R/W	Address	Register Name	R/W
00	MAN_ID	R	1B	CNTL1 <sup>1</sup>	R/W	33	FFC <sup>2</sup>	R/W
01	PART_ID	R	1C	CNTL2 <sup>2</sup>	R/W	34	FFCNTL <sup>1</sup>	R/W
02	XADP_L	R	1D	CNTL3 <sup>1</sup>	R/W	35-36	Kionix Reserved <sup>3</sup>	
03	XADP_H	R	1E	CNTL4 <sup>1</sup>	R/W	37	TILT_ANGLE_LL <sup>2</sup>	R/W
04	YADP_L	R	1F	CNTL5 <sup>2</sup>	R/W	38	TILT_ANGLE_HL <sup>2</sup>	R/W
05	YADP_H	R	20	CNTL6 <sup>2</sup>	R/W	39	HYST_SET <sup>2</sup>	R/W
06	ZADP_L	R	21	ODCNTL <sup>1</sup>	R/W	3A	LP_CNTL1 <sup>1</sup>	R/W
07	ZADP_H	R	22	INC1 <sup>1</sup>	R/W	3B	LP_CNTL2 <sup>1</sup>	R/W
08	XOUT_L	R	23	INC2 <sup>1</sup>	R/W	3C-48	Kionix Reserved <sup>3</sup>	
09	XOUT_H	R	24	INC3 <sup>1</sup>	R/W	49	WUFTH <sup>2</sup>	R/W
0A	YOUT_L	R	25	INC4 <sup>1</sup>	R/W	4A	BTSWUFTH <sup>2</sup>	R/W
0B	YOUT_H	R	26	INC5 <sup>1</sup>	R/W	4B	BTSTH <sup>2</sup>	R/W
0C	ZOUT_L	R	27	INC6 <sup>1</sup>	R/W	4C	BTSC <sup>2</sup>	R/W
0D	ZOUT_H	R	28	Kionix Reserved <sup>3</sup>		4D	WUFC <sup>2</sup>	R/W
0E-11	Kionix Reserved <sup>3</sup>		29	TILT_TIMER <sup>2</sup>	R/W	4E-5C	Kionix Reserved <sup>3</sup>	
12	COTR	R	2A	TDTRC <sup>2</sup>	R/W	5D	SELF_TEST	W
13	WHO_AM_I	R	2B	TDTC <sup>2</sup>	R/W	5E	BUF_CNTL1 <sup>2</sup>	R/W
14	TSCP	R	2C	TTH <sup>2</sup>	R/W	5F	BUF_CNTL2 <sup>2</sup>	R/W
15	TSPP	R	2D	TTL <sup>2</sup>	R/W	60	BUF_STATUS_1	R
16	INS1	R	2E	FTD <sup>2</sup>	R/W	61	BUF_STATUS_2	R
17	INS2	R	2F	STD <sup>2</sup>	R/W	62	BUF_CLEAR <sup>2</sup>	W
18	INS3	R	30	TLT <sup>2</sup>	R/W	63	BUF_READ	R
19	STATUS_REG	R	31	TWS <sup>2</sup>	R/W	64-76	ADP_CNTL(1-19) <sup>2</sup>	R/W
1A	INT_REL	R	32	FFTH <sup>2</sup>	R/W	77-7F	Kionix Reserved <sup>3</sup>	

**Table 1: Register Map**

#### Notes

1. When changing the contents of these registers, the PC1 bit in CNTL1 must first be set to "0".
2. On-The-Fly (OTF) register can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is 1) and the change will be accepted with no interruption in the operation.
3. Reserved registers should not be written.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## 1.2 MAN\_ID (0x00)

A burst read (reading using the auto-increment) of 4 bytes starting at address 00, returns the manufacturing ID: "K" "i" "o" "n" in ASCII codes "0x4B" "0x69" "0x6F" "0x6E".

R	R	R	R	R	R	R	R
MANID7	MANID6	MANID5	MANID4	MANID3	MANID2	MANID1	MANID0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x00							

## 1.3 PART\_ID (0x01)

A burst read (reading using the auto-increment) of 2 bytes starting at address 01, returns Who-Am-I value ("WAI") as the first byte (LSB) and a 2nd byte (MSB) that returns silicon specific ID.

R	R	R	R	R	R	R	R
PARTID7	PARTID6	PARTID5	PARTID4	PARTID3	PARTID2	PARTID1	PARTID0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x01							

Note: A burst read (reading using the auto-increment) of 6 bytes starting at address 00, returns the MAN\_ID followed by the 2 bytes of PART\_ID



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.4 ADP OUTPUT REGISTERS (0x02 – 0x07)

Output from the Advanced Data Path is routed to registers 0x02 – 0x07 (XADP\_L – ZADP\_H) when ADPE bit is set to 1 in CNTL5 register. Data is updated at the rate set by OADP<3:0> bits in ADP\_CNTL1 register. However, if data is routed via RMS block first (ADP\_RMS\_OSEL bit is set to 1 in ADP\_CNTL2 register), the rate is also scaled down by RMS\_AVC<2:0> bits in ADP\_CNTL1 register. The output data is provided in 2's complement data format and is protected while reading using auto increment mode.

### XADP\_L

X-axis Advanced Data Path (ADP) output least significant byte.

R	R	R	R	R	R	R	R
XHP7	XHP6	XHP5	XHP4	XHP3	XHP2	XHP1	XHP0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x02							

### XADP\_H

X-axis Advanced Data Path (ADP) output most significant byte.

R	R	R	R	R	R	R	R
XHP15	XHP14	XHP13	XHP12	XHP11	XHP10	XHP9	XHP8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x03							

### YADP\_L

Y-axis Advanced Data Path (ADP) output least significant byte.

R	R	R	R	R	R	R	R
YHP7	YHP6	YHP5	YHP4	YHP3	YHP2	YHP1	YHP0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x04							

### YADP\_H

Y-axis Advanced Data Path (ADP) output most significant byte.

R	R	R	R	R	R	R	R
YHP15	YHP14	YHP13	YHP12	YHP11	YHP10	YHP9	YHP8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x05							



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **ZADP\_L**

Z-axis Advanced Data Path (ADP) output least significant byte.

R	R	R	R	R	R	R	R
ZHP7	ZHP6	ZHP5	ZHP4	ZHP3	ZHP2	ZHP1	ZHP0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x06							

## **ZADP\_H**

Z-axis Advanced Data Path (ADP) output most significant byte.

R	R	R	R	R	R	R	R
ZHP15	ZHP14	ZHP13	ZHP12	ZHP11	ZHP10	ZHP9	ZHP8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x07							



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

## 1.5 ACCELEROMETER OUTPUT REGISTERS (0x08 – 0x0D)

When accelerometer is enabled (PC1 bit is set to 1 in CNTL1 register), the 16-bits of valid acceleration data for each axis is routed to registers 0x08-0x0D (XOUT\_L – ZOUT\_H). However, the user may choose to read only the most significant byte(s) of the output data thus reading an effective 8-bit resolution. The data is updated every user-defined ODR period at the rate set by OSA<3:0> bits in ODCNTL register. It is recommended to read the output registers using the auto-increment mode to ensure that content of the registers doesn't change during the data read out. The output data is available in 2's complement data format and can be converted from digital counts to acceleration (g) per Table 2 below. For example, if N = 16 bits, then the Counts range is from -32768 to 32767, and if N = 8 bits, then the Counts range is from -128 to 127.

16-bit Register Data (2's complement)	Equivalent Counts in decimal	Range = ±8g	Range = ±16g	Range = ±32g	Range = ±64g
0111 1111 1111 1111	32767	+7.99976g	+15.99951g	+31.99902g	+63.99805g
0111 1111 1111 1110	32766	+7.99951g	+15.99902g	+31.99805g	+63.99609g
...	...	...	...	...	...
0000 0000 0000 0001	1	+0.00024g	+0.00049g	+0.00098g	+0.00195g
0000 0000 0000 0000	0	0.00000g	0.00000g	0.00000g	0.00000g
1111 1111 1111 1111	-1	-0.00024g	-0.00049g	-0.00098g	-0.00195g
...	...	...	...	...	...
1000 0000 0000 0001	-32767	-7.99976g	-15.99951g	-31.99902g	-63.99805g
1000 0000 0000 0000	-32768	-8.00000g	-16.00000g	-32.00000g	-64.00000g

8-bit Register Data (2's complement)	Equivalent Counts in decimal	Range = ±8g	Range = ±16g	Range = ±32g	Range = ±64g
0111 1111	127	+7.93750g	+15.87500g	+31.75000g	+63.50000g
0111 1110	126	+7.87500g	+15.75000g	+31.50000g	+63.00000g
...	...	...	...	...	...
0000 0001	1	+0.06250g	+0.12500g	+0.25000g	+0.50000g
0000 0000	0	0.00000g	0.00000g	0.00000g	0.00000g
1111 1111	-1	-0.06250g	-0.12500g	-0.25000g	-0.50000g
...	...	...	...	...	...
1000 0001	-127	-7.93750g	-15.87500g	-31.75000g	-63.50000g
1000 0000	-128	-8.00000g	-16.00000g	-32.00000g	-64.00000g

**Table 2: Acceleration (g) Calculation**



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **XOUT\_L**

X-axis accelerometer output least significant byte.

R	R	R	R	R	R	R	R
XOUT7	XOUT6	XOUT5	XOUT4	XOUT3	XOUT2	XOUT1	XOUT0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x08							

## **XOUT\_H**

X-axis accelerometer output most significant byte.

R	R	R	R	R	R	R	R
XOUT15	XOUT14	XOUT13	XOUT12	XOUT11	XOUT10	XOUT9	XOUT8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x09							

## **YOUT\_L**

Y-axis accelerometer output least significant byte.

R	R	R	R	R	R	R	R
YOUT7	YOUT6	YOUT5	YOUT4	YOUT3	YOUT2	YOUT1	YOUT0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x0A							

## **YOUT\_H**

Y-axis accelerometer output most significant byte.

R	R	R	R	R	R	R	R
YOUT15	YOUT14	YOUT13	YOUT12	YOUT11	YOUT10	YOUT9	YOUT8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x0B							



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **ZOUT\_L**

Z-axis accelerometer output least significant byte.

R	R	R	R	R	R	R	R
ZOUT7	ZOUT6	ZOUT5	ZOUT4	ZOUT3	ZOUT2	ZOUT1	ZOUT0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x0C							

## **ZOUT\_H**

Z-axis accelerometer output most significant byte.

R	R	R	R	R	R	R	R
ZOUT15	ZOUT14	ZOUT13	ZOUT12	ZOUT11	ZOUT10	ZOUT9	ZOUT8
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x0D							

## **1.6 COTR (0X12)**

The Command Test Response (COTR) register is used to verify proper integrated circuit functionality. The value of this register will change from a default value of 0x55 to 0xAA when COTC bit in CNTL2 register is set. After reading 0xAA from this register, the byte value returns to the default value of 0x55 and COTC bit in CNTL2 register is cleared.

R	R	R	R	R	R	R	R	
DCSTR7	DCSTR6	DCSTR5	DCSTR4	DCSTR3	DCSTR2	DCSTR1	DCSTR0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01010101
Address: 0x12								

## **1.7 WHO\_AM\_I (0X13)**

This register can be used for supplier recognition, as it can be factory written to a known byte value. WHO\_AM\_I is the first byte (LSB) of the new PART ID. The default value is 0x46.

R	R	R	R	R	R	R	R	
WAI7	WAI6	WAI5	WAI4	WAI3	WAI2	WAI1	WAI0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01000110
Address: 0x13								



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

## 1.8 TILT POSITION REGISTERS (0x14 – 0x15)

These two registers report previous and current position data that is updated at the user-defined ODR frequency determined by OTP<1:0> in CNTL3. Data is protected during register read. Table 3 describes the reported position for each bit value.

### TSCP

Current Tilt Position Register.

R	R	R	R	R	R	R	R	
0	0	LE	RI	DO	UP	FD	FU	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00100000
Address: 0x14								

### TSPP

Previous Tilt Position Register.

R	R	R	R	R	R	R	R	
0	0	LE	RI	DO	UP	FD	FU	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00100000
Address: 0x15								

Bit	Description
LE	Left State (X-)
RI	Right State (X+)
DO	Down State (Y-)
UP	Up State (Y+)
FD	Face-Down State (Z-)
FU	Face-Up State (Z+)

**Table 3:** Tilt Position





# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.9 INTERRUPT SOURCE REGISTERS (0x16 – 0x18)

These three registers report interrupt state changes. The status is updated when a new interrupt event occurs, and the bit remains set until it is cleared as indicated in each case.

### INS1

This register contains Tap™/Double-Tap™ axis specific interrupts. Data is updated at the ODR settings determined by OTDT<2:0> in CNTL3. These bits are cleared when the interrupt latch release register (INT\_REL) is read.

R	R	R	R	R	R	R	R
Reserved	Reserved	TLE	TRI	TDO	TUP	TFD	TFU
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x16							

Bit	Description
TLE	X Negative (X-) Reported
TRI	X Positive (X+) Reported
TDO	Y Negative (Y-) Reported
TUP	Y Positive (Y+) Reported
TFD	Z Negative (Z-) Reported
TFU	Z Positive (Z+) Reported

Table 4: Directional-Tap™ Reporting

### INS2

This register tells which function caused an interrupt.

R	R	R	R	R	R	R	R
FFS	BFI	WMI	DRDY	TDTS1	TDTS0	Reserved	TPS
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x17							

**FFS** – Free fall Status (FFS) bit. This bit is cleared when the interrupt latch release register (INT\_REL) is read.

FFS = 0 – No Free fall

FFS = 1 – Free fall has activated the interrupt

**BFI** – Buffer Full Interrupt (BFI) bit indicates that buffer has been filled. This bit is automatically cleared when at least one sample from the buffer is read.

BFI = 0 – Buffer is not full

BFI = 1 – Buffer is full



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

**WMI** – *Watermark Interrupt bit indicates that user-defined buffer's sample threshold (watermark) has been exceeded when in FIFO or Stream modes. Not used in Trigger mode. This bit is automatically cleared when buffer is read, and the content is below the watermark.*

*WMI = 0 – Buffer watermark has not been exceeded*

*WMI = 1 – Buffer watermark has been exceeded*

**DRDY** – *Data Ready (DRDY) interrupt bit indicates that new acceleration data is available in output data registers 0x08 to 0x0D. This bit is cleared when acceleration data is read or the interrupt latch release register (INT\_REL) is read.*

*DRDY = 0 - new acceleration data is not available*

*DRDY = 1 - new acceleration data is available*

**TDTS<1:0>** – *Tap™/Double-Tap™ Status bits. These bits are cleared when the interrupt latch release register (INT\_REL) is read.*

TDTS1	TDTS0	Event
0	0	No Tap
0	1	Single-Tap
1	0	Double-Tap
1	1	undefined

**Table 5:** Tap™/Double-Tap™ Status Reporting Bits

**TPS** – *Tilt Position Status bit*

*TPS = 0 – Position has not changed*

*TPS = 1 – Position has changed*



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## INS3

This register reports the axis and direction of detected motion that triggered the wakeup interrupt.

R	R	R	R	R	R	R	R
WUFS	BTS	XNWU	XPWU	YNWU	YPWU	ZNWU	ZPWU
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x18							

**WUFS** – Wake up interrupt. This bit is cleared when the interrupt latch release register (INT\_REL) is read.

WUFS = 1 – Motion is above wake up threshold

WUFS = 0 – Motion is below wake up threshold

**BTS** – Back to sleep interrupt. This bit is cleared when the interrupt latch release register (INT\_REL) is read.

BTS = 1 – Motion is below back to sleep threshold

BTS = 0 – Motion is above back to sleep threshold

### XNWU / XPWU / YNWU / YPWU / ZNWU / ZPWU

Bit	Description
XNWU	X Negative (X-) Reported
XPWU	X Positive (X+) Reported
YNWU	Y Negative (Y-) Reported
YPWU	Y Positive (Y+) Reported
ZNWU	Z Negative (Z-) Reported
ZPWU	Z Positive (Z+) Reported

Table 6: Motion Detection™ Reporting



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.10 STATUS\_REG (0X19)

This register reports the status of the interrupt.

R	R	R	R	R	R	R	R
0	0	0	INT	0	0	0	WAKE
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x19							

**INT** – reports the combined (OR) interrupt information according to interrupt setting.

0 = no interrupt event

1 = interrupt event has occurred

**WAKE** – reports the wake/back to sleep state

0 = back-to-sleep state

1 = wake state

*Note: Wake is the default state at power-up, shown in STATUS\_REG register. For wake engine only operation, set MAN\_SLEEP bit to 1 in CNTL5 register to put KX134-1211 in sleep state for the first time.*

## 1.11 INT\_REL (0X1A)

Interrupt latch release. Latched interrupt source information (INS1-INS3) is cleared and physical interrupt latched pin is changed to its inactive state when this register is read.

R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Address: 0x1A							

Notes:

1. WMI and BFI are not cleared by this command.
2. The latched interrupts are not cleared when INT\_REL register is read using the auto increment read mode in SPI communication, unless it is the starting address.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.12 CONTROL REGISTERS (0x1B – 0x20)

The main control functions of the accelerometer can be set via CNTL1 – CNTL6 registers.

### CNTL1

Control register 1. Read/write control register that controls the main feature set. Note that to properly change the value of these registers, the PC1 bit in CNTL1 register must first be set to “0”.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PC1	RES	DRDYE	GSEL1	GSEL0	TDTE	Reserved	TPE	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x1B								

**PC1** – controls the operating mode.

*PC1 = 0 – stand-by mode*

*PC1 = 1 – High-Performance or Low Power mode*

**RES** – The RES bit determines the performance mode of the KX134-1211. The noise varies with ODR, RES and different LP\_CNTL1 settings possibly reducing the effective resolution.

*RES = 0 – Low Power mode (higher noise, lower current, 16-bit output data)*

*RES = 1 – High-Performance mode (lower noise, higher current, 16-bit output data)*

**DRDYE** – Data Ready Engine enable bit.

*DRDYE = 0 – Data Ready Engine is disabled*

*DRDYE = 1 – Data Ready Engine is enabled*

**GSEL<1:0>** – G-range Select (GSEL) bits select the acceleration range of the accelerometer outputs per Table 7. This range is also called a full-scale range of the accelerometer.

GSEL1	GSEL0	Range
0	0	±8g
0	1	±16g
1	0	±32g
1	1	±64g

**Table 7:** Selected Acceleration Range

**TDTE** – Tap/Double-Tap™ Engine (TDTE) enable bit.

*TDTE = 0 – Tap/Double-Tap™ Engine is disabled*

*TDTE = 1 – Tap/Double-Tap™ Engine is enabled*

**Reserved** – The value of reserved bit should not be changed

**TPE** – Tilt Position Engine (TPE) enable bit.

*TPE = 0 – Tilt Position Engine is disabled*

*TPE = 1 – Tilt Position Engine is enabled*



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## CNTL2

Control register 2. Read/write control register that primarily controls tilt position state enabling. This register has also settings to verify proper power up. This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to "1") and the change will be accepted with no interruption in the operation. The exception is the SRST bit 7. To change the value of the SRST bit, the PC1 bit in CNTL1 register must first be set to 0.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
SRST	COTC	LEM	RIM	DOM	UPM	FDM	FUM	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00111111
Address: 0x1C								

**SRST** – The Software Reset bit initiates software reset, which performs the RAM reboot routine. This bit will remain 1 until the RAM reboot routine is finished. Please refer to Technical Note [TN027 Power-On Procedure](#) for more information on software reset.

SRST = 0 – no action

SRST = 1 – start POR / RAM reboot routine

Note 1: For I<sup>2</sup>C Communication: Setting SRST = 1 will NOT result in an ACK, since the part immediately enters the RAM reboot routine. NACK may be used to confirm this command.

Note 2: To change the value of the SRST bit, the PC1 bit in CNTL1 register must first be set to 0.

**COTC** – The Command Test Control bit is used to verify proper ASIC functionality.

COTC = 0 – no action

COTC = 1 – sets COTR register to 0xAA. When COTR register is then read, sets COTC bit to 0 and sets COTR register to 0x55.

**LEM, RIM, DOM, UPM, FDM, FUM** – these bits control the tilt axis mask. Per Table 8, if a direction's bit is set to one (1), tilt in that direction will generate an interrupt. If it is set to zero (0), tilt in that direction will not generate an interrupt.

Bit	Description
LEM	Left state enable (X-)
RIM	Right state enable (X+)
DOM	Down state enable (Y-)
UPM	Up state enable (Y+)
FDM	Face-Down state enable (Z-)
FUM	Face-Up state enable (Z+)

Table 8: Tilt Direction™ Axis Mask



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## CNTL3

Control register 3. Read/write control register that provides control of the Output Data Rate (ODR) for Tilt, Tap, and Wake-up engines. Note that to properly change the value of these registers, the PC1 bit in CNTL1 register must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
OTP1	OTP0	OTDT2	OTDT1	OTDT0	OWUF2	OWUF1	OWUF0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	10101000
Address: 0x1D								

**OTP<1:0>** – ODR Tilt Position (OTP) sets the output data rate for the Tilt Position function per Table 9. The default Tilt Position ODR is 12.5Hz.

OTP1	OTP0	Output Data Rate (Hz)
0	0	1.563
0	1	6.25
1	0	12.5
1	1	50

**Table 9:** Tilt Position Function Output Data Rate

**OTDT<2:0>** – ODR Tap/Double-Tap™ (OTDT) sets the output data rate for the Directional-Tap™ function per Table 10. The default Directional-Tap™ ODR is 400Hz.

OTDT2	OTDT1	OTDT0	Output Data Rate (Hz)
0	0	0	12.5
0	0	1	25
0	1	0	50
0	1	1	100
1	0	0	200
1	0	1	400
1	1	0	800
1	1	1	1600

**Table 10:** Directional-Tap™ Function Output Data Rate

**OWUF<2:0>** – ODR Wake-Up Function (OWUF) sets the output data rate (per Table 11) at which the wake up (motion detection) performs its function. The default Motion Wake-Up ODR is 0.781Hz.

Note1: ODR Wake-Up Function setting (OWUF<2:0>) needs to be less than or equal to accelerometer ODR setting (OSA<3:0>) to avoid irregular resulting acceleration ODRs.

Note 2: If Advanced Data Path data is routed to the Wake-Up engine (ADPE = 1, ADP\_WB\_ISEL = 1), OADP<3:0> also sets the ODR for the Wake-Up engines. In this case, the ODR set by OWUF<2:0> is ignored.



# **± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual**

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

OWUF2	OWUF1	OWUF0	Output Data Rate (Hz)
0	0	0	0.781
0	0	1	1.563
0	1	0	3.125
0	1	1	6.25
1	0	0	12.5
1	0	1	25
1	1	0	50
1	1	1	100

**Table 11:** Motion Wake Up Function Output Data Rate





# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## CNTL4

Control register 4. Read/write control register that provides more feature set control. Note that to properly change the value of these registers, the PC1 bit in CNTL1 register must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
C_MODE	TH_MODE	WUFE	BTSE	PR_MODE	OBTS2	OBTS1	OBTS0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01000000
Address: 0x1E								

**C\_MODE** – defines debounce counter clear mode

C\_MODE = 0 – debounce counter is reset if accelerometer data is below threshold

C\_MODE = 1 – debounce counter is decremented if accelerometer data is below threshold

**TH\_MODE** – defines wake / back-to-sleep threshold mode

TH\_MODE = 0 – absolute threshold

TH\_MODE = 1 – relative threshold

**WUFE** – Wake-Up Function Engine enable bit

WUFE = 0 – Wake-Up Function Engine is disabled

WUFE = 1 – Wake-Up Function Engine is enabled

**BTSE** – Back-to-Sleep Engine enable bit

BTSE = 0 – Back-to-Sleep Engine is disabled

BTSE = 1 – Back-to-Sleep Engine is enabled

**PR\_MODE** – defines Pulse Reject mode

PR\_MODE = 0 – standard operation

PR\_MODE = 1 – reject pulse-like motion only in case motion detection in positive and negative directions is enabled (XPWUE and XNWUE bits are set to 1 in INC2 register).

**OBTS<2:0>** – sets the output data rate (per Table 12) at which the back-to-sleep (motion detection) performs its function during wake state. The default Back-to-Sleep ODR is 0.781Hz

Note 1: ODR Back-to-Sleep Function setting (OBTS<2:0>) needs to be less than or equal to accelerometer ODR setting (OSA<3:0>) to avoid irregular resulting acceleration ODRs.

Note 2: If Advanced Data Path data is routed to the Back-to-Sleep engine (ADPE = 1, ADP\_WB\_ISEL = 1), OADP<3:0> also sets the ODR for the Back-to-Sleep engines. In this case, the ODR set by OBTS<2:0> is ignored.

OBTS2	OBTS1	OBTS0	Output Data Rate
0	0	0	0.781Hz
0	0	1	1.563Hz
0	1	0	3.125Hz
0	1	1	6.250Hz
1	0	0	12.5Hz
1	0	1	25Hz
1	1	0	50Hz
1	1	1	100Hz

**Table 12:** Motion Back-to-Sleep Function Output Data Rate



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## CNTL5

Control register 5. Read/write control register that provides more feature set control. This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to “1”) and the change will be accepted with no interruption in the operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reserved	Reserved	Reserved	ADPE	Reserved	Reserved	MAN_WAKE	MAN_SLEEP	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x1F								

**ADPE** – Advanced Data Path (ADP) enable

ADPE = 0 – Advanced Data Path is disabled.

ADPE = 1 – Advanced Data Path is enabled. Outputs are available in XADP, YADP, ZADP registers.

**MAN\_WAKE** – manual wake-sleep engine overwrite

MAN\_WAKE = 0 – default

MAN\_WAKE = 1 – forces wake state (bit is self-cleared)

**MAN\_SLEEP** – manual wake-sleep engine overwrite

MAN\_SLEEP = 0 – default

MAN\_SLEEP = 1 – forces sleep state (bit is self-cleared)

**Reserved** – these bits are reserved, and their values should not be changed.

Notes:

1. Once a wake interrupt has occurred, no additional wake interrupt events are registered until the part is put back to sleep using the BTS interrupt or manually using MAN\_SLEEP bit.
2. Wake is the default state at power-up, shown in STATUS\_REG register. For wake engine only operation, set MAN\_SLEEP bit to 1 in CNTL5 register to put KX134-1211 in sleep state for the first time.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## CNTL6

Control register 6. Read/write control register that provides more feature set control. This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to “1”) and the change will be accepted with no interruption in the operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
I2C_ALE	Reserved	Reserved	Reserved	Reserved	Reserved	I2C_ALC1	I2C_ALC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x20								

**I2C\_ALE** – enables the I<sup>2</sup>C auto release function. When this function is enabled, the KX134-1211 would release the SDA line if the 9<sup>th</sup> clock pulse is not detected from the host after the delay defined by I2C\_ALC<1:0> bits.

I2C\_ALE = 0 – I<sup>2</sup>C auto release function is disabled

I2C\_ALE = 1 – I<sup>2</sup>C auto release function is enabled

**I2C\_ALC<1:0>** – I<sup>2</sup>C auto release function counter select


00 = 0.5sec

01 = 1.0sec

10 = 2.0sec

11 = 4.0sec

**Reserved** – these bits are reserved, and their values should not be changed.

	<p align="center"><b>± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual</b></p>	<p><b>PART NUMBER:</b> <b>KX134-1211</b> <b>Rev. 4.0</b> <b>19-Jan-2022</b></p>
--	---	---

### 1.13 ODCNTL (0X21)


Output data control register that configures the acceleration outputs. Note that to properly change the value of these registers, the PC1 bit in CNTL1 register must first be set to “0”.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reserved	LPRO	FSTUP	Reserved	OSA3	OSA2	OSA1	OSA0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000110
Address: 0x21								

**LPRO** – Low-Pass filter Roll-Off control

*LPRO = 0 – IIR filter corner frequency set to ODR/9 (default)*

*LPRO = 1 – IIR filter corner frequency set to ODR/2*



**Figure 1:** Low-Pass Filter Design and Control Circuitry

**FSTUP** – Fast Start Up Enable bit. The setting of this bit controls the start up time only when accelerometer operates in High-Performance mode with  $ODR \leq 200\text{Hz}$ . If fast start up is disabled ( $FSTUP=0$ ), the start up time in High-Performance mode would vary with ODR. If fast start up is enabled ( $FSTUP=1$ ), the start up time in High Performance mode would be fixed. See KX134-1211 Product specifications for details.

*FSTUP = 0 – Fast Start is disabled*

*FSTUP = 1 – Fast Start is enabled*

**Reserved** – these bits are reserved, and their value should not be changed.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

**OSA<3:0>** – Output Data Rate (ODR) settings for accelerometer sensor. The default ODR is 50Hz.

OSA3	OSA2	OSA1	OSA0	Output Data Rate (Hz)
0	0	0	0	0.781*
0	0	0	1	1.563*
0	0	1	0	3.125*
0	0	1	1	6.25*
0	1	0	0	12.5*
0	1	0	1	25*
0	1	1	0	50*
0	1	1	1	100*
1	0	0	0	200*
1	0	0	1	400*
1	0	1	0	800**
1	0	1	1	1600**
1	1	0	0	3200**
1	1	0	1	6400**
1	1	1	0	12800**
1	1	1	1	25600**

**Table 13:** Accelerometer Output Data Rates (ODR)

\* Available in Low Power and High-Performance modes

\*\* Available in High-Performance mode only. Accelerometer will default to High-Performance mode regardless of the RES bit setting in CNTL1 register.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.14 INTERRUPT CONTROL REGISTERS (0X22 – 0X27)

### INC1

Interrupt Control 1. This register controls the settings for the physical interrupt pin INT1. Note that to properly change the value of this register, the PC1 bit in CNTL1 register must first be set to “0”.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PW11	PW10	IEN1	IEA1	IEL1	Reserved	STPOL	SPI3E	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00010000
Address: 0x22								

**PW1<1:0>** – Pulse INT1 pin width configuration

00 = 50µsec (10µsec if accelerometer ODR (OSA<3:0>) > 1600Hz)

01 = 1 \* OSA period

10 = 2 \* OSA periods

11 = Real time mode

When PW1 > 0, Interrupt source auto-clearing (ACLR1=1) should be set to keep consistency between the internal status and the physical interrupt.

**IEN1** – enables/disables the physical interrupt pin

IEN1 = 0 – physical interrupt pin is disabled

IEN1 = 1 – physical interrupt pin is enabled

**IEA1** – Interrupt active level control for interrupt pin

IEA1 = 0 – active LOW

IEA1 = 1 – active HIGH

**IEL1** – Interrupt latch control for physical interrupt pin

IEL1 = 0 – latched until cleared by reading INT\_REL

IEL1 = 1 – pulsed. The pulse width is configurable by PW1.

**Reserved** – this bit is reserved, and its value should not be changed.

**STPOL** – sets the polarity of Self-Test.

STPOL = 0 – Positive (Default)

STPOL = 1 – Negative

**SPI3E** – sets the 3-wire SPI interface

SPI3E = 0 – disabled

SPI3E = 1 – enabled



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

## INC2

Interrupt Control 2. This register defines interrupt behavior for the Wake-Up Function (WUF) and Back-to-Sleep (BTS) engines. Note that to properly change the value of this register, the PC1 bit in CNTL1 register must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reserved	AOI	XNWUE	XPWUE	YNWUE	YPWUE	ZNWUE	ZPWUE	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00111111
Address: 0x23								

**Reserved** – this bit is reserved, and its value should not be changed.

**AOI** – AND-OR configuration on motion detection

AOI = 0 – OR combination between selected directions

AOI = 1 – AND combination between selected axes

Ex. If all directions are enabled,

Active state in OR configuration = (XN || XP || YN || YP || ZN || ZP)

Active state in AND configuration = (XN || XP) && (YN || YP) && (ZN || ZP)

**XNWUE** – X Negative (X-) mask for WUF and BTS

XNWUE = 0 - WUF/BTS ignores (X-) axis

XNWUE = 1 - enable the (X-) interrupt source

**XPWUE** – X Positive (X+) mask for WUF and BTS

XPWUE = 0 - WUF/BTS ignores (X+) axis

XPWUE = 1 - enable the (X+) interrupt source

**YNWUE** – Y Negative (Y-) mask for WUF and BTS

YNWUE = 0 - WUF/BTS ignores (Y-) axis

YNWUE = 1 - enable the (Y-) interrupt source

**YPWUE** – Y Positive (Y+) mask for WUF and BTS

YPWUE = 0 - WUF/BTS ignores (Y+) axis

YPWUE = 1 - enable the (Y+) interrupt source

**ZNWUE** – Z negative (Z-) mask for WUF and BTS

ZNWUE = 0 - WUF/BTS ignores (Z-) axis

ZNWUE = 1 - enable the (Z-) interrupt source

**ZPWUE** – Z positive (Z+) mask for WUF and BTS

ZPWUE = 0 - WUF/BTS ignores (Z+) axis

ZPWUE = 1 - enable the (Z+) interrupt source



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## INC3

Interrupt Control 3. This register controls which axis and direction of tap/double tap can cause an interrupt. If a direction's bit is set to "1", a single or double tap in that direction will generate an interrupt. If it is set to "0", a single or double tap in that direction will not generate an interrupt. Note that to properly change the value of this register, the PC1 bit in CNTL1 register must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	TMEN	TLEM	TRIM	TDOM	TUPM	TFDM	TFUM	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00111111
Address: 0x24								

**TMEN** – enables/disables alternate tap masking scheme. The alternate tap masking scheme attenuates disabled axes/directions by 50% with regard to detecting taps and determining to which axis an event is attributed to.

TMEN = 0 – alternate tap masking scheme disabled (default)

TMEN = 1 – alternate tap masking scheme enabled

**TLEM** – Tap Left (X-) state mask

TLEM = 0 – Tap engine ignores (X-) axis

TLEM = 1 – Enable the (X-) interrupt source

**TRIM** – Tap Right (X+) state mask

TRIM = 0 – Tap engine ignores (X+) axis

TRIM = 1 – Enable the (X+) interrupt source

**TDOM** – Tap Down (Y-) state mask

TDOM = 0 – Tap engine ignores (Y-) axis

TDOM = 1 – Enable the (Y-) interrupt source

**TUPM** – Tap Up (Y+) state mask

TUPM = 0 – Tap engine ignores (Y+) axis

TUPM = 1 – Enable the (Y+) interrupt source

**TFDM** – Tap Face Down (Z-) state mask

TFDM = 0 – Tap engine ignores (Z-) axis

TFDM = 1 – Enable the (Z-) interrupt source

**TFUM** – Tap Face Up (Z+) state mask

TFUM = 0 – Tap engine ignores (Z+) axis

TFUM = 1 – Enable the (Z+) interrupt source

**Reserved** – this bit is reserved, and its value should not be changed.





# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **INC4**

Interrupt Control 4. This register controls routing of an interrupt reporting to physical interrupt pin INT1. Note that to properly change the value of this register, the PC1 bit in CNTL1 register must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
FFI1	BFI1	WMI1	DRDYI1	BTSI1	TDTI1	WUF11	TPI1	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x25								

**FFI1** – Free fall interrupt reported on physical interrupt pin INT1

FFI1 = 0 – disable

FFI1 = 1 – enable

**BFI1** – Buffer full interrupt reported on physical interrupt pin INT1

BFI = 0 – disable

BFI = 1 – enable

**WMI1** – Watermark interrupt reported on physical interrupt pin INT1

WMI1 = 0 – disable

WMI1 = 1 – enable

*Note: WMI & BFI1 are level triggered interrupt source. If the valid condition persists, and the interrupt stays enabled, the interrupt will block any further interrupts from other sources from triggering the INT1 pin. To let other interrupt sources through, WMI/BFI1 needs to be cleared once detected.*

**DRDYI1** – Data ready interrupt reported on physical interrupt pin INT1

DRDYI1 = 0 – disable

DRDYI1 = 1 – enable

**BTSI1** – Back to sleep interrupt reported on physical interrupt pin INT1

BTSI1 = 0 – disable

BTSI1 = 1 – enable

**TDTI1** – Tap/Double Tap interrupt reported on physical interrupt pin INT1

TDTI1 = 0 – disable

TDTI1 = 1 – enable

**WUF11** – Wake-Up (motion detect) interrupt reported on physical interrupt pin INT1


WUF11 = 0 – disable

WUF11 = 1 – enable

**TPI1** – Tilt position interrupt reported on physical interrupt pin INT1

TPI1 = 0 – disable

TPI1 = 1 – enable

	<p align="center"><b>± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual</b></p>	<p><b>PART NUMBER:</b> <b>KX134-1211</b> <b>Rev. 4.0</b> <b>19-Jan-2022</b></p>
--	---	---

## INC5

Interrupt Control 5. This register controls the settings for the physical interrupt pin INT2. Note that to properly change the value of this register, the PC1 bit in CNTL1 register must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PW21	PW20	IEN2	IEA2	IEL2	Reserved	ACLR2	ACLR1	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00010000
Address: 0x26								

**PW2<1:0>** – Pulse INT2 pin width configuration

00 = 50µsec (10µsec if accelerometer ODR (OSA<3:0>) > 1600Hz)

01 = 1 \* OSA period

10 = 2 \* OSA periods

11 = Real time mode

When PW2 > 0, Interrupt source auto-clearing (ACLR2=1) should be set to keep consistency between the internal status and the physical interrupt.

**IEN2** – enables/disables the physical interrupt pin

IEN2 = 0 – physical interrupt pin is disabled

IEN2 = 1 – physical interrupt pin is enabled

**IEA2** – Interrupt active level control for interrupt pin

IEA2 = 0 – active LOW

IEA2 = 1 – active HIGH

**IEL2** – Interrupt latch control for interrupt pin

IEL2 = 0 – latched

IEL2 = 1 – pulsed. The pulse width is configurable by PW2.

**Reserved** – this bit is reserved, and its value should not be changed.

**ACLR2** – Latched interrupt source information (INS1-INS3) is cleared and physical interrupt-2 latched pin is changed to its inactive state at pulse interrupt-2 trailing edge. Note: WMI and BFI are not auto-cleared by a pulse interrupt trailing edge.

ACLR2 = 0 – disable

ACLR2 = 1 – enable

**ACLR1** – Latched interrupt source information (INS1-INS3) is cleared and physical interrupt-1 latched pin is changed to its inactive state at pulse interrupt-1 trailing edge. Note: WMI and BFI are not auto-cleared by a pulse interrupt trailing edge.

ACLR1 = 0 – disable

ACLR1 = 1 – enable



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## INC6

Interrupt Control 6. This register controls routing of interrupt reporting to physical interrupt pin INT2. Note that to properly change the value of this register, the PC1 bit in CNTL1 register must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
FFI2	BFI2	WMI2	DRDYI2	BTSI2	TDTI2	WUFI2	TPI2	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x27								

**FFI2** – Free fall interrupt reported on physical interrupt pin INT2

FFI2 = 0 – disable

FFI2 = 1 – enable

**BFI2** – Buffer full interrupt reported on physical interrupt pin INT2

BF2 = 0 – disable

BF2 = 1 – enable

**WMI2** – Watermark interrupt reported on physical interrupt pin INT2

WMI2 = 0 – disable

WMI2 = 1 – enable

*Note: WMI is a level triggered interrupt source. If the valid condition persists, and the interrupt stays enabled, the interrupt will block any further interrupts from other sources from triggering the INT2 pin. To let other interrupt sources through, WMI needs to be cleared once detected.*

**DRDYI2** – Data ready interrupt reported on physical interrupt pin INT2

DRDYI2 = 0 – disable

DRDYI2 = 1 – enable

**BTSI2** – Back to sleep interrupt reported on physical interrupt pin INT2

BTSI2 = 0 – disable

BTSI2 = 1 – enable

**TDTI2** – Tap/Double Tap interrupt reported on physical interrupt pin INT2

TDTI2 = 0 – disable

TDTI2 = 1 – enable

**WUFI2** – Wake-Up (motion detect) interrupt reported on physical interrupt pin INT2

WUFI2 = 0 – disable

WUFI2 = 1 – enable

**TPI2** – Tilt position interrupt reported on physical interrupt pin INT2

TPI2 = 0 – disable

TPI2 = 1 – enable



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.15 TILT\_TIMER (0X29)

Initial count register for the tilt position state timer (0 to 255 counts). Every count is calculated as 1/ODR delay period, where the ODR is user-defined per Table 9. The sensor must remain for the duration of the timer count in the new tilt position before the change is accepted. This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to "1") and the change will be accepted with no interruption in the operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TSC7	TSC6	TSC5	TSC4	TSC3	TSC2	TSC1	TSC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x29								

## 1.16 TAP / DOUBLE-TAP CONTROL REGISTERS (0x2A – 0x31)

The Tap™/Double-Tap™ engine is enabled with TDTE bit in CNTL1 register and can be configured via dedicated set of control registers 0x2A – 0x31. Please refer to *Directional-Tap Detection Feature Description* section for detailed information on the Tap™/Double-Tap™ engine. These registers are On-The-Fly (OTF) registers and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to "1") and the change will be accepted with no interruption in the operation.

### TDTRC

Tap™/Double-Tap™ Report Control.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	DTRE	STRE	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000011
Address: 0x2A								

**DTRE** – enables/disables the double tap interrupt

DTRE = 0 – do not update INS1 or DTDS if double tap occurs

DTRE = 1 – update INS1 and DTDS in INS2 with double tap events

**STRE** – enables/disables single tap interrupt

STRE = 0 – do not update INS1 or DTDS if single tap occurs.

STRE = 1 – update INS1 and DTDS in INS2 single tap events



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:****KX134-1211****Rev. 4.0****19-Jan-2022**

## TDTC

This register contains counter information for the detection of a double tap event. When the Directional-Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional-Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional-Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional-Tap™ ODR is user-defined per Table 10. The TDTC counts starts at the beginning of the first tap and it represents the minimum time separation between the first tap and the second tap in a double tap event. More specifically, the second tap event must end outside of the TDTC. The Kionix recommended default value is 0.3 seconds (0x78).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TDTC7	TDTC6	TDTC5	TDTC4	TDTC3	TDTC2	TDTC1	TDTC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01111000
Address: 0x2B								

## TTH

The Tap Threshold High (TTH) register represents the 8-bit jerk high threshold to determine if a tap is detected. The value is compared against the upper 8 bits of the 16g output value (independent of the actual g-range setting of the device). Though this is an 8-bit register, the register value is internally multiplied by two to set the high threshold. This multiplication results in a range of 0 to 510 with a resolution of two counts. The Performance Index (PI) is the jerk signal that is expected to be less than this threshold, but greater than the TTL threshold during single and double tap events. Equation 1 shows how to calculate the Performance Index. The Kionix recommended default value is 51 (0x33). See *AN101 Getting Started* for recommended settings ([LINK](#)).

$$X' = X \text{ (current)} - X \text{ (previous)}$$

$$Y' = Y \text{ (current)} - Y \text{ (previous)}$$

$$Z' = Z \text{ (current)} - Z \text{ (previous)}$$

$$PI = |X'| + |Y'| + |Z'|$$

**Equation 1: Performance Index**

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TTH7	TTH6	TTH5	TTH4	TTH3	TTH2	TTH1	TTH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00110011
Address: 0x2C								

## TTL

The Tap Threshold Low (TTL) register represents the 8-bit (0-255) jerk low threshold to determine if a tap is detected. The value is compared against the upper 8 bits of the 16g output value (independent of the actual g-range setting of the device). The Performance Index (PI) is the jerk signal that is expected to be greater than this threshold and less than the TTH threshold during single and double tap events. The Kionix recommended default value is 7 (0x07). See *AN101 Getting Started* for recommended settings ([LINK](#)).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TTL7	TTL6	TTL5	TTL4	TTL3	TTL2	TTL1	TTL0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000111
Address: 0x2D								



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:****KX134-1211****Rev. 4.0****19-Jan-2022**

## FTD

This register contains counter information for the detection of any tap event. When the Directional-Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional-Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional-Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional-Tap™ ODR is user-defined per Table 10. To ensure that only tap events are detected, these time limits are used. A tap event must be above the performance index threshold for at least the low limit (FTDL0 – FTDL2) and no more than the high limit (FTDH0 – FTDH4). The Kionix recommended default value for the high limit is 0.05 seconds and for the low limit is 0.005 seconds (0xA2).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
FTDH4	FTDH3	FTDH2	FTDH1	FTDH0	FTDL2	FTDL1	FTDL0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	10100010
Address: 0x2E								

## STD

This register contains counter information for the detection of a double tap event. When the Directional-Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional-Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional-Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional-Tap™ ODR is user-defined per Table 10. To ensure that only tap events are detected, this time limit is used. This register sets the total amount of time that the two taps in a double tap event can be above the PI threshold (TTL). The Kionix recommended default value for STD is 0.09 seconds (0x24).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
STD7	STD6	STD5	STD4	STD3	STD2	STD1	STD0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00100100
Address: 0x2F								

## TLT

This register contains counter information for the detection of a tap event. When the Directional-Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional-Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional-Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional-Tap™ ODR is user-defined per Table 10. To ensure that only tap events are detected, this time limit is used. This register sets the total amount of time that the tap algorithm will count samples that are above the PI threshold (TTL) during a potential tap event. It is used during both single and double tap events. However, reporting of single taps on the physical interrupt pin INT1 or INT2 will occur at the end of the TWS. The Kionix recommended default value for TLT (TDT Latency Timer) is 0.1 seconds (0x28).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TLT7	TLT6	TLT5	TLT4	TLT3	TLT2	TLT1	TLT0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00101000
Address: 0x30								



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## TWS

This register contains counter information for the detection of single and double taps. When the Directional-Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional-Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional-Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional-Tap™ ODR is user-defined per Table 10. It defines the time window for the entire tap event, single or double, to occur. Reporting of single taps on the physical interrupt pin INT1 or INT2 will occur at the end of this tap window. The Kionix recommended default value for TWS is 0.4 seconds (0xA0).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TWS7	TWS6	TWS5	TWS4	TWS3	TWS2	TWS1	TWS0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	10100000
Address: 0x31								

## 1.17 FREE FALL CONTROL REGISTERS (0x32 – 0x34)

The Free fall engine is enabled with FFIE bit in FFCNTL register and can be configured via control registers 0x32 – 0x34. Please refer to *Free fall Detect* section for detailed information on the Free fall engine.

### FFTH

Free Fall Threshold. This register contains the threshold of the Free fall detection. This value is compared to the top 8 bits of the accelerometer 32g output (independent of the actual g-range setting of the device). This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to “1”) and the change will be accepted with no interruption in the operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
FFTH7	FFTH6	FFTH5	FFTH4	FFTH3	FFTH2	FFTH1	FFTH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x32								

### FFC

Free Fall Counter. This register contains the counter setting of the Free fall detection. Every count is calculated as 1/ODR delay period where ODR is set bit OFF1<2:0> in FFCNTL register. This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to “1”) and the change will be accepted with no interruption in the operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
FFC7	FFC6	FFC5	FFC4	FFC3	FFC2	FFC1	FFC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x33								



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

## FFCNTL

Free Fall Control. This register provides the main control of the free fall engine. Note that to properly change the value of these registers, the PC1 bit in CNTL1 register must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
FFIE	ULMODE	FFDC1	FFDC0	DCRM	OFFI2	OFFI1	OFFI0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x34								

**FFIE** – Free fall engine enable

FFIE = 0 – disable  
FFIE = 1 – enable

**ULMODE** – Free fall interrupt latch/un-latch control

ULMODE = 0 – latched  
ULMODE = 1 – unlatched

**DCRM** – Debounce methodology control

DCRM = 0 – count up/down  
DCRM = 1 – count up/reset

**FFDC<1:0>** – Free fall interrupt delayed clear duration for unlatched mode

00 = 0 sec delay  
01 = 1 sec delay  
10 = 2 sec delay  
11 = 4 sec delay

**OFFI<2:0>** – Output Data Rate at which the Free fall engine performs its function. The default Free fall ODR is 12.5Hz.

OFFI	Output Data Rate (Hz)
000	12.5
001	25
010	50
011	100
100	200
101	400
110	800
111	1600

**Table 14:** Free Fall Function Output Data Rate





# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.18 TILT ANGLE CONTROL REGISTERS (0X37 – 0X39)

The Tilt engine is enabled with TPE bit in CNTL1 register and can be configured via control registers 0x37 – 0x39. Please refer to *Orientation Detection Feature* section for detailed information on the Tilt engine. These registers are On-The-Fly (OTF) registers and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to “1”) and the change will be accepted with no interruption in the operation.

### TILT\_ANGLE\_LL

Tilt Angle Low Limit: This register sets the low-level threshold for tilt angle detection. The low-level threshold value is compared against the upper 8 bits of the 16g output value (independent of the actual g-range setting of the device). The default tilt angle low level threshold is set to 22° from the horizontal. Note that the minimum suggested tilt angle is 10°. See *AN101 Getting Started* for recommended settings ([LINK](#)).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
LL7	LL6	LL5	LL4	LL3	LL2	LL1	LL0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000011
Address: 0x37								

### TILT\_ANGLE\_HL

Tilt Angle High Limit: This register sets the high-level threshold for tilt angle detection. The high-level threshold is used by an internal algorithm to eliminate dynamic g-variations caused by the device movement. Instead, only static g-variation (gravity) caused by the actual tilt changes are used. The high-level threshold value is compared against the upper 8 bits of the 16g output value (independent of the actual g-range setting of the device). The default tilt angle high level threshold is set to just above 1g plus some margin of error to account for external factors (e.g. device mounting). See *AN101 Getting Started* for recommended settings ([LINK](#)).

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
HL7	HL6	HL5	HL4	HL3	HL2	HL1	HL0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00001011
Address: 0x38								

### HYST\_SET

Hysteresis Setting: This register sets the hysteresis that is placed in between the Screen Rotation states. The KX134-1211 ships from the factory with HYST\_SET set to ±15° of hysteresis.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reserved	Reserved	HYST5	HYST4	HYST3	HYST2	HYST1	HYST0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00010100
Address: 0x39								

**Reserved** – these bits are reserved, and their values should not be changed.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.19 LP\_CNTL1 (0X3A)

Low Power Control 1: The Averaging Filter Control setting determines both - the number of internal acceleration samples to be averaged in Low Power mode and the number of internal acceleration samples to be averaged for digital engines operation (Directional-Tap™ / Double-Tap™, Tilt, Wake-Up, Back-to-Sleep, Free fall, Advanced Data Path) both in High Performance and Low Power modes. In Low Power mode, this setting has a direct effect on power consumption and noise performance and thus can be used to optimize the performance of the accelerometer. Note that to properly change the value of this register, the PC1 bit in CNTL1 must first be set to “0”.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserved	AVC2	AVC1	AVC0	Reserved	Reserved	Reserved	Reserved	01000011
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Address: 0x3A								

### AVC<2:0> – Averaging Filter Control

000 = No Averaging  
 001 = 2 Samples Averaged  
 010 = 4 Samples Averaged  
 011 = 8 Samples Averaged  
 100 = 16 Samples Averaged (default)  
 101 = 32 Samples Averaged  
 110 = 64 Samples Averaged  
 111 = 128 Samples Averaged

*Note: The performance and power consumption of KX134-1211 in Low Power Mode (RES = 0 in CNTL1 register), will be equivalent to that of the High Performance mode in the three cases shown in Table 15. Please note that the value of the RES bit in CNTL1 register is not affected.*

Power Mode RES bit in CNTL1 register	Averaging Filter Control AVC <2:0> bits in LP_CNTL1 register		Output Data Rate OSA <3:0> bits in ODCNTL register	KX134-1211 Effective Internal Sampling Freq.
	Set value	Effective* value		
0	110 (64 samples)	64 samples	1001 (400Hz)	25600Hz
0	111 (128 samples)	128 samples	1000 (200Hz)	25600Hz
0	111 (128 samples)	64 samples	1001 (400Hz)	25600Hz

\* Effective averaging filter value is limited by the combination of maximum internal sampling frequency and the selected output data rate.

**Table 15:** Performance effect of AVC & ODR selected settings in Low Power Mode

**Reserved** – these bits are reserved, and their values should not be changed.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

## 1.20 LP\_CNTL2 (0X3B)

Low Power Control 2: The advanced low power control setting reduces the power consumption of the KX134-1211 even further in Low Power and Standby modes. Note: This setting cannot be used in Low Power mode if any of the following digital engines is enabled: Advanced Data Path, Tap™/Double-Tap™, Free fall, or Tilt. This setting can be used with Wake-up / Back-to-Sleep engines. This setting has no effect in High-performance mode. Note that to properly change the value of this register, the PC1 bit in CNTL1 must first be set to “0”.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LPSTPSEL	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	10011010
Address: 0x3B								

**LPSTPSEL** – Digital power shut-off select

*LPSTPSEL = 0 – Digital power shut-off disabled (default)*

*LPSTPSEL = 1 – Digital power shut-off enabled.*

**Reserved** – these bits are reserved, and their values should not be changed.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

## **1.21 WAKE-UP & BACK-TO-SLEEP THRESHOLD AND COUNTER SETUP REGISTERS (0x49 – 0x4D)**

The threshold and counter values of the Wake-up and Back-to-Sleep engines of the KX134-1211 can be configured via registers 0x49 – 0x4D. See *Motion Interrupt Feature Description* section for additional details on how to configure these registers. These registers are On-The-Fly (OTF) registers and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to “1”) and the change will be accepted with no interruption in the operation.

### **WUFTH, BTSWUFTH, BTSTH**

Wake-up/Back-to-sleep engine thresholds. See *Equation 7* in Motion Interrupt Feature Description section for details on how to configure these registers.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Address	Register	Reset Value
WUFTH7	WUFTH6	WUFTH5	WUFTH4	WUFTH3	WUFTH2	WUFTH1	WUFTH0	0x49	<b>WUFTH</b>	00100000
0	BTSTH10	BTSTH9	BTSTH8	0	WUFTH10	WUFTH9	WUFTH8	0x4A	<b>BTSWUFTH</b>	00000000
BTSTH7	BTSTH6	BTSTH5	BTSTH4	BTSTH3	BTSTH2	BTSTH1	BTSTH0	0x4B	<b>BTSTH</b>	00100000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			

**WUFTH<10:0>** – Wake-Up Function Threshold (WUFTH) value

**BTSTH<10:0>** – Back-To-Sleep function Threshold (BTSTH) value

### **BTSC**


Debounce counter register for the Back-to-Sleep (BTS) engine. See *Equation 5* in Motion Interrupt Feature Description section for details on how to configure this register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
BTSC7	BTSC6	BTSC5	BTSC4	BTSC3	BTSC2	BTSC1	BTSC0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Address: 0x4C								

### **WUFC**

Debounce counter register for the Wake-up Function (WUF) engine. See *Equation 5* in Motion Interrupt Feature Description section for details on how to configure this register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WUFC7	WUFC6	WUFC5	WUFC4	WUFC3	WUFC2	WUFC1	WUFC0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Address: 0x4D								

	<p align="center"><b>± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual</b></p>	<p><b>PART NUMBER:</b> <b>KX134-1211</b> <b>Rev. 4.0</b> <b>19-Jan-2022</b></p>
--	---	---

## 1.22 SELF\_TEST (0X5D)

Self-Test Enable register.

W	W	W	W	W	W	W	W	
0	0	0	0	0	0	0	0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x5D								

To perform the self-test, the following procedure is required:

1. Set STPOL bit to 0 in INC1 register to set the polarity of the self-test mode to positive.  
*Note: This step is optional as STPOL = 0 is a default value after the power-up.*
2. Write 0xCA to this register to enable the MEMS self-test function.
3. Set PC1 bit to 1 in CNTL1 register to enable KX134-1211.

Once the self-test function is enabled, electrostatic-actuation of the accelerometer, results in a DC shift of the X, Y and Z axis outputs. Calculate the self-test (ST) response using Equation 2:

$$ST[g] = \frac{(OUTPUT_{ST\_ON}[counts]) - (OUTPUT_{ST\_OFF}[counts])}{Sensitivity \left[ \frac{counts}{g} \right]}$$


**Equation 2:** Self-Test (ST) Response Calculation

The self test response should be compared to the product specifications to determine if the MEMS response is within the specified range (consult Mechanical Specification table of KX134-1211 product specifications).

To disable the self-test mode any of the following methods can be used:

- Power cycle KX134-1211
- Or
- Perform software reset by setting SRST bit to 1 in CNTL2 register
- Or
- 1. Set PC1 bit to 0 in CNTL1 register to set KX134-1211 in Standby mode.
- 2. Write 0x00 to this register to disable the self-test mode.

*Note, this is a write-only register. Read back value from this register will always be 0x00.*

	<p align="center"><b>± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual</b></p>	<p><b>PART NUMBER:</b> <b>KX134-1211</b> <b>Rev. 4.0</b> <b>19-Jan-2022</b></p>
--	---	---

## 1.23 OUTPUT BUFFER REGISTERS (0x5E – 0x63)

### BUF\_CNTL1

Read/write control register that controls the buffer sample threshold. This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to “1”) and the change will be accepted with no interruption in the operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
SMP_TH7	SMP_TH6	SMP_TH5	SMP_TH4	SMP_TH3	SMP_TH2	SMP_TH1	SMP_TH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x5E								

***SMP\_TH[7:0] Sample Threshold*** – determines the number of *samples* that will trigger a watermark interrupt or will be saved prior to a trigger event. When *BRES=1*, the maximum number of samples is 86; when *BRES=0*, the maximum number of samples is 171. The minimum number of samples must be greater than or equal to 2.

Buffer Model	Sample Function
Bypass	None
FIFO	Specifies how many buffer samples are needed to trigger a watermark interrupt.
Stream	Specifies how many buffer samples are needed to trigger a watermark interrupt.
Trigger	Specifies how many buffer samples before the trigger event are retained in the buffer.

**Table 16:** Sample Threshold Operation by Buffer Mode



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **BUF\_CNTL2**

Read/write control register that controls sample buffer operation. This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to "1") and the change will be accepted with no interruption in the operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
BUFE	BRES	BFIE	0	0	0	BM1	BM0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x5F								

**BUFE** – controls activation of the sample buffer.

*BUFE = 0 – sample buffer inactive*

*BUFE = 1 – sample buffer active*

*Note 1: Disabling the sample buffer (BUFE = 0) will clear the buffer. The buffer will also be cleared (1) following write to BUF\_CLEAR register and/or (2) after setting PC1 bit in CNTL1 register to 0 (standby mode).*

*Note 2: Additional control of data to be buffered is available via ADP\_BUF\_SEL bit7 in ADP\_CNTL2 register.*

**BRES** – determines the resolution of the acceleration data samples collected by the sample buffer.

*BRES = 0 – 8-bit samples are accumulated in the buffer*

*BRES = 1 – 16-bit samples are accumulated in the buffer*

**BFIE** – buffer full interrupt enable bit

*BFIE = 0 – buffer full interrupt is disabled*

*BFIE = 1 – buffer full interrupt is enabled and updated in INS2*

**BM1, BM0** selects the operating mode of the sample buffer per Table 17.

BM1	BM0	Mode	Description
0	0	FIFO	The buffer collects 171 sets of 8-bit low resolution values or 86 sets of 16-bit high resolution values and then stops collecting data, collecting new data only when the buffer is not full.
0	1	Stream	The buffer holds the last 171 sets of 8-bit low resolution values or 86 sets of 16-bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data.
1	0	Trigger	When a trigger event occurs, the buffer holds the last data set of SMP[9:0] samples before the trigger event and then continues to collect data until full. New data is collected only when the buffer is not full, that means either writing BUF_CLEAR or restarting the buffer is needed before next trigger.

**Table 17: Selected Buffer Mode**



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **BUF\_STATUS\_1 and BUF\_STATUS\_2**

These register reports the status of the sample buffer. Note that BUF\_STATUS\_1 and BUF\_STATUS\_2 registers may have a delay of up to 1µsec to update the sample level after a buffer read.

R	R	R	R	R	R	R	R	BUF_STATUS_1
SMP_LEV7	SMP_LEV6	SMP_LEV5	SMP_LEV4	SMP_LEV3	SMP_LEV2	SMP_LEV1	SMP_LEV0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x60								

R	R	R	R	R	R	R	R	BUF_STATUS_2
BUF_TRIG	0	0	0	0	0	SMP_LEV9	SMP_LEV8	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x61								

**SMP\_LEV[9:0]** – Sample Level reports the number of data bytes that have been stored in the sample buffer. When BRES=1, this count will increase by 6 for each 3-axis sample in the buffer; when BRES=0, the count will increase by 3 for each 3-axis sample. If this register reads 0, no data has been stored in the buffer.

**BUF\_TRIG** – reports the status of the buffer's trigger function if this mode has been selected. A trigger event is the combined interrupt events of  
BUF\_TRIG = FFS | TDTS1 | TDTS0 | WUFS | TPS | TRIG

## **BUF\_CLEAR**

Latched buffer status information and the entire sample buffer are cleared when any data is written to this register. This causes the sample level bits SMP\_LEV[9:0] to be cleared in BUF\_STATUS\_1 and BUF\_STATUS\_2 registers. In addition, if the sample buffer is set to Trigger mode, the BUF\_TRIG bit in BUF\_STATUS\_2 is cleared too. Finally, the BFI and WMI bits in INS2 will be cleared and physical interrupt latched pin will be changed to its inactive state. This register is On-The-Fly (OTF) register and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to "1") and the change will be accepted with no interruption in the operation.

W	W	W	W	W	W	W	W	
X	X	X	X	X	X	X	X	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x62								

## **BUF\_READ**

Buffer output register: Data in the buffer can be read while continuing to fill according to the BRES and BM settings in BUF\_CNTL2. To prevent any data loss,

- Data must be read on a single byte basis or as complete datasets (6 bytes for high-resolution samples and 3 bytes for low-resolution samples) using auto-increment (burst read).

and

- Any burst read of the buffer shall last no longer than the current 1/ODR cycle.

Output data is in 2's Complement format.

R	R	R	R	R	R	R	R	
X	X	X	X	X	X	X	X	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x63								





# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

PART NUMBER:

KX134-1211

Rev. 4.0

19-Jan-2022

## 1.24 ADVANCED DATA PATH CONTROL REGISTERS (0x64 – 0x76)

The advanced data path (ADP) engine of the KX134-1211 can be configured via control registers 0x64 – 0x76 shown below. The ADP engine is enabled by setting ADPE bit to 1 in CNTL5 register. The ADP output data can be routed to the output registers 0x02 – 0x07, and/or to the sample buffer. See These registers are On-The-Fly (OTF) registers and can be written to while the KX134-1211 is enabled (PC1 bit in CNTL1 register is set to “1”) and the change will be accepted with no interruption in the operation.

### ADP\_CNTL1

Advanced Data Path (ADP) Output Control register 1.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reserved	RMS_AVC2	RMS_AVC1	RMS_AVC0	OADP3	OADP2	OADP1	OADP0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x64								

**Reserved** – this bit is reserved, and its value should not be changed.

**RMS\_AVC<2:0>** – Number of samples used to calculate RMS output. Each sample is determined by the Advanced Data Path ODR as set by OADP<3:0> bits.

*Note 1: If ADP data is routed to the Wake-up / Back-to-Sleep engines, RMS\_AVC<2:0> also sets the number of samples averaged for these engines.*

*Note 2: The input data to the Advanced Data Path is first averaged per AVC<2:0> setting in LP\_CNTL1 (0X3A) register.*

000 = 2 samples	100 = 32 samples
001 = 4 samples	101 = 64 samples
010 = 8 samples	110 = 128 samples
011 = 16 samples	111 = 256 samples

**OADP<3:0>** – Output Data Rate (ODR) for Advanced Data Path. For filter-1 and filter-2 stages, the ODR set by OADP<3:0> is the effective ODR. For RMS block the effective ODR is scaled down by RMS\_AVC<2:0> setting.

*Note 1: If ADP data is routed to the Wake-up / Back-to-Sleep engines, OADP<3:0> also sets the ODR for these engines.*

*Note 2: OADP setting needs to be ≤ OSA to avoid irregular resulting acceleration ODRs.*

0000 = 0.781Hz	1000 = 200Hz
0001 = 1.563Hz	1001 = 400Hz*
0010 = 3.125Hz	1010 = 800Hz*
0011 = 6.25Hz	1011 = 1600Hz*
0100 = 12.5Hz	1100 = 3200Hz*
0101 = 25Hz	1101 = 6400Hz*
0110 = 50Hz	1110 = 12800Hz*
0111 = 100Hz	1111 = 25600Hz*

\* Higher ODR values will increase the power consumption of the sensor.



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **ADP\_CNTL2**

Advanced Data Path (ADP) Control register 2.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADP_BUF_SEL	ADP_WB_ISEL	RMS_WB_OSEL	ADP_FLT2_BYP	ADP_FLT1_BYP	0	ADP_RMS_OSEL	ADP_F2_HP	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000010
Address: 0x65								

**ADP\_BUF\_SEL** – Select data to be routed to the sample buffer

*ADP\_BUF\_SEL = 0 – Accelerometer data is routed to the sample buffer (default)*

*ADP\_BUF\_SEL = 1 – ADP data is routed to the sample buffer. Note, if ADP data sent to the sample buffer bypasses the RMS block (ADP\_RMS\_OSEL = 0), the data is buffered at ODR set by the OADP<3:0>. If not, the effective ODR is scaled down by RMS\_AVC<2:0> setting.*

**ADP\_WB\_ISEL** – Input select for the Wake-up/Back-to-Sleep engines

*ADP\_WB\_ISEL = 0 – Accelerometer data is selected (ADP data is bypassed)*

*ADP\_WB\_ISEL = 1 – ADP data is selected. Note, ODR for the Wake-up / Back-to-Sleep would be set but OADP<3:0> and not by OWUF<2:0> and OBTS<2:0>.*

**RMS\_WB\_OSEL** – RMS select data for the Wake-up/Back-to-Sleep engines. Note: ADP\_WB\_ISEL bit should be set to 1 for this control to have an effect.

*RMS\_WB\_OSEL = 0 – Output data from ADP is not routed to the Wake-up/Back-to-Sleep engines*

*RMS\_WB\_OSEL = 1 – ADP RMS output data is routed to the Wake-up/Back-to-Sleep engines.*

**ADP\_FLT2\_BYP** – Advanced Data Path Filter-2 bypass control

*ADP\_FLT2\_BYP = 0 – Filter-2 is not bypassed*

*ADP\_FLT2\_BYP = 1 – Filter-2 is bypassed*

**ADP\_FLT1\_BYP** – Advanced Data Path Filter-1 bypass control

*ADP\_FLT1\_BYP = 0 – Filter-1 is not bypassed*

*ADP\_FLT1\_BYP = 1 – Filter-1 is bypassed*

**ADP\_RMS\_OSEL** – Select data out to XADP, YADP, ZADP registers and to the output buffer. Note, ADP\_RMS\_OSEL must be set to 1 if RMS\_WB\_OSEL is set to 1.

*ADP\_RMS\_OSEL = 0 – Filter output (RMS engine is bypassed)*

*ADP\_RMS\_OSEL = 1 – RMS output*

**ADP\_F2\_HP** – Filter-2 High-pass enable

*ADP\_F2\_HP = 0 – Filter-2 is set to Low-pass filter*

*ADP\_F2\_HP = 1 – Filter-2 is set to High-pass filter*



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **ADP\_CNTL3**

Advanced Data Path (ADP) Control register 3.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	ADP_F1_1A6	ADP_F1_1A5	ADP_F1_1A4	ADP_F1_1A3	ADP_F1_1A2	ADP_F1_1A1	ADP_F1_1A0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x66								

**ADP\_F1\_1A<6:0>** – ADP filter-1 coefficient (1/A)

## **ADP\_CNTL4, ADP\_CNTL5, ADP\_CNTL6**

Advanced Data Path (ADP) Control registers 4, 5 and 6.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	<b>ADP_CNTL4</b>
ADP_F1_BA7	ADP_F1_BA6	ADP_F1_BA5	ADP_F1_BA4	ADP_F1_BA3	ADP_F1_BA2	ADP_F1_BA1	ADP_F1_BA0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x67								

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	<b>ADP_CNTL5</b>
ADP_F1_BA15	ADP_F1_BA14	ADP_F1_BA13	ADP_F1_BA12	ADP_F1_BA11	ADP_F1_BA10	ADP_F1_BA9	ADP_F1_BA8	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x68								

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	<b>ADP_CNTL6</b>
0	ADP_F1_BA22	ADP_F1_BA21	ADP_F1_BA20	ADP_F1_BA19	ADP_F1_BA18	ADP_F1_BA17	ADP_F1_BA16	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x69								

**ADP\_F1\_BA<22:0>** – ADP filter-1 coefficient (B/A)



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**

**KX134-1211**

**Rev. 4.0**

**19-Jan-2022**

## **ADP\_CNTL7, ADP\_CNTL8, ADP\_CNTL9**

Advanced Data Path (ADP) Control registers 7, 8 and 9.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	<b>ADP_CNTL7</b>
ADP_F1_CA7	ADP_F1_CA6	ADP_F1_CA5	ADP_F1_CA4	ADP_F1_CA3	ADP_F1_CA2	ADP_F1_CA1	ADP_F1_CA0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000

Address: 0x6A

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	<b>ADP_CNTL8</b>
ADP_F1_CA15	ADP_F1_CA14	ADP_F1_CA13	ADP_F1_CA12	ADP_F1_CA11	ADP_F1_CA10	ADP_F1_CA9	ADP_F1_CA8	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000

Address: 0x6B

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	<b>ADP_CNTL9</b>
0	ADP_F1_CA22	ADP_F1_CA21	ADP_F1_CA20	ADP_F1_CA19	ADP_F1_CA18	ADP_F1_CA17	ADP_F1_CA16	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000

Address: 0x6C

**ADP\_F1\_CA<22:0>** – ADP filter-1 coefficient (C/A)

## **ADP\_CNTL10**

Advanced Data Path (ADP) Control register 10.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	ADP_F1_ISH4	ADP_F1_ISH3	ADP_F1_ISH2	ADP_F1_ISH1	ADP_F1_ISH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000

Address: 0x6D

**ADP\_F1\_ISH<4:0>** – ADP filter-1 input scale shift value

## **ADP\_CNTL11**

Advanced Data Path (ADP) Control register 11.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ADP_F1_OSH	ADP_F2_1A6	ADP_F2_1A5	ADP_F2_1A4	ADP_F2_1A3	ADP_F2_1A2	ADP_F2_1A1	ADP_F2_1A0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000

Address: 0x6E

**ADP\_F2\_1A<6:0>** – ADP filter-2 coefficient (1/A)

**ADP\_F1\_OSH** – ADP filter-1 output scale shift value



# ± 8g / 16g / 32g / 64g Tri-axis Digital Accelerometer Technical Reference Manual

**PART NUMBER:**  
**KX134-1211**  
**Rev. 4.0**  
**19-Jan-2022**

## ADP\_CNTL12, ADP\_CNTL13

Advanced Data Path (ADP) Control registers 12 and 13.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	ADP_CNTL12
ADP_F2_BA7	ADP_F2_BA6	ADP_F2_BA5	ADP_F2_BA4	ADP_F2_BA3	ADP_F2_BA2	ADP_F2_BA1	ADP_F2_BA0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x6F								

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	ADP_CNTL13
0	ADP_F2_BA14	ADP_F2_BA13	ADP_F2_BA12	ADP_F2_BA11	ADP_F2_BA10	ADP_F2_BA9	ADP_F2_BA8	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x70								

**ADP\_F2\_BA<14:0>** – ADP filter-2 coefficient (B/A)

## ADP\_CNTL14, ADP\_CNTL15, ADP\_CNTL16, ADP\_CNTL17

Advanced Data Path (ADP) Control register 14, 15, 16 and 17. These registers are purposely set to a value of 0.

R	R	R	R	R	R	R	R	
0	0	0	0	0	0	0	0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x71, 0x72, 0x73, 0x74								

## ADP\_CNTL18

Advanced Data Path (ADP) Control register 18.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	ADP_F2_ISH4	ADP_F2_ISH3	ADP_F2_ISH2	ADP_F2_ISH1	ADP_F2_ISH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x75								

**ADP\_F2\_ISH<4:0>** – ADP filter-2 input scale shift value

## ADP\_CNTL19

Advanced Data Path (ADP) Control register 19.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	ADP_F2_OSH4	ADP_F2_OSH3	ADP_F2_OSH2	ADP_F2_OSH1	ADP_F2_OSH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
Address: 0x76								

**ADP\_F2\_OSH<4:0>** – ADP filter-2 output scale shift value