數位系統實驗

作業十一

組員:

109601003 林群賀、109601005 謝文喨 2022-0518 數位系統實驗 作業十一

數位系統實驗

作業十一

實驗一:累積時脈延時電路(以DFF為基礎設計電路)並 觀察RTL

• 實驗結果照片:

```
1 LIBRARY IEEE;
2 USE EXELSTD.LOGIC_1164.ALL;
3
8 ENTITY DEBOUNCING IS
5 E PORT( DIN.CK: IN STD.LOGIC;
7 END DEBOUNCING; OUT STD.LOGIC;
8
9 EARCHITECTURE ARCH OF DEBOUNCING IS
11 E PORT( D.K IN STD.LOGIC;
12 END COMPONENT DEFI IN STD.LOGIC;
13 ECGIN THE STD.LOGIC VECTOR(4 DOWNTO 0);
14 END COMPONENT;
15 ECGIN THE STD.LOGIC VECTOR(4 DOWNTO 0);
16 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
17 THO CONTROL IN 1 TO 4 GENERATE
18 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
18 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
19 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
10 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
10 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
11 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
12 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
13 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
14 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
15 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
16 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
17 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
18 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
19 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO 0);
10 ECGIN THE STD.LOGIC VECTOR (4 DOWNTO
```

```
LIBRARY TEEE;
USE IEEE.STD_LOGIC_1164.ALL;

HENTITY DFF1 IS
DESCRIPTION OF TOP OF THE NOTICE OF THE
```

VHDL DFF1



波形圖

實驗二:累積時脈延時電路(使用VHDL直接描述DFF電路)並觀察RTL

• 實驗結果照片:

實驗三:米利機電路設計

• 實驗結果照片:



VHDL



波形圖

實驗四:莫爾機電路設計

• 實驗結果照片:





VHDL

波形圖