# 數位系統實驗

作業十

#### 組員:

109601003 林群賀、109601005 謝文喨 2022-0511

## 數位系統實驗

### 作業十

實驗一:二進位計數器設計

• 實驗結果照片:

```
1 LIBRARY IEEE:
2 USE IEEE. STD_LOGIC_1164.ALL;
3 USE IEEE. STD_LOGIC_1164.ALL;
4 SENITY DFFI IS
5 D PORT( CL, CK, T:IN STD_LOGIC;
6 LEND DFFI;
8 LEND TFFI IS
10 SBEGIN
11 D PROCESS(CL, CK)
12 VARIABLE TMP:STD_LOGIC;
13 D PROCESS(CL, CK)
14 D IF CL-'1' THEN TMP := '0';
15 D ELSE RISING_EDGE(CK) THEN
16 D IF T-'1' THEN TMP:— NOT TMP;
17 D ELSE NULL;
18 LESE NULL;
19 LESE NULL;
19 LESE NULL;
20 C TMP;
21 Q C TMP;
22 LEND PROCESS;
23 END ARCH;
24 SEND TFFI
25 END TFFI
26 SEND TFFI
27 C MPP;
28 C MBAR C C MPP;
29 C MBAR C C MPP;
20 C MBAR C C MPP;
21 C MBAR C C MPP;
22 END ARCH;
23 END ARCH;
```

LIBRARY IEEE;
USE IEEE.STD\_LOGIC\_1164.ALL;

BENTITY DFF1 IS

BENTITY DFF1 IS

BENTITY OFF1;

END OFF1;

BACHITECTURE ARCH OF DFF1 IS

BESTIN LOGIC;

BESTIN

VHDL DFF1

```
ACCOUNTS IN THE PROPERTY OF TH
```

波形圖

實驗二:二進位上/下計數器設計

• 實驗結果照片:

```
LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;

BENTITY UDC_48 IS

BENTITY UDC_48 IS

Q: OUT STD_LOGIC;

END UDC_48;

BARCHITECTUBE ARCH OF UDC_4B IS

BARCHITECTUBE ARCH OF UDC_4B IS

DESCRIPTION OF PORT (CL, CK, T: IN STD_LOGIC;

PORT(CL, CK, T: IN STD_LOGIC;

END COMPONENT DEFI

PORT(CL, CK, T: IN STD_LOGIC;

END COMPONENT STD_LOGIC;

END COMPONENT STD_LOGIC VECTOR (4 DOWNTO 0);

BEGIN (1) CF PORT MAP (CL, TMP(I) XOR UD, '1', Q(I), TMP(I+1));

END GENERATE;

END GENERATE;
```

```
LIBRARY IEEE;
USE IEEE. STD_LOGIC_1164.ALL;

BENDITY DEFI IS

BORT(CL,CK,T:IN STD_LOGIC;
CL,CK,T:IN STD_LOGIC;
```

VHDL DFF1



波形圖

實驗三:除N計數器設計,N=12

• 實驗結果照片:

```
LIBRARY HEE;

USE HEE, STD_LOGIC_L164, ALL;

4 BEATITY MODI2 IS

5 PORT( PULSEIN : IN STD_LOGIC;

END MODI2;

10 D COMPONENT DE!

11 D PORT(CL, CK, T:N STD_LOGIC;

11 D PORT(CL, CK, T:N STD_LOGIC);

12 END COMPONENT;

13 END COMPONENT;

14 STGMAL CM: STD_LOGIC;

15 SIGMAL CM: STD_LOGIC;

16 SIGMAL TW: STD_LOGIC;

17 SIGMAL TW: STD_LOGIC;

18 BEGIN

19 PORT (CL, CK, T:N STD_LOGIC);

10 SIGMAL TW: STD_LOGIC;

10 SIGMAL TW: STD_LOGIC;

10 SIGMAL TW: STD_LOGIC, WECTOR(4 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR(5 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR(6 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR(7 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR(8 DOWNTO 0);

11 SIGMAL TW: STD_LOGIC, WECTOR(1 DOWNTO 0);

12 SIGMAL TW: STD_LOGIC, WECTOR(1 DOWNTO 0);

13 SIGMAL TW: STD_LOGIC, WECTOR(1 DOWNTO 0);

14 CL CL TW: STD_LOGIC, WECTOR(1 DOWNTO 0);

15 SIGMAL TW: STD_LOGIC, WECTOR(2 DOWNTO 0);

16 SIGMAL TW: STD_LOGIC, WECTOR(3 DOWNTO 0);

17 SIGMAL TW: STD_LOGIC, WECTOR(3 DOWNTO 0);

18 SIGMAL TW: STD_LOGIC, WECTOR(3 DOWNTO 0);

18 SIGMAL TW: STD_LOGIC, WECTOR(3 DOWNTO 0);

19 SIGMAL TW: STD_LOGIC, WECTOR(4 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR(5 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR(6 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR(7 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR (7 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR (7 DOWNTO 0);

10 SIGMAL TW: STD_LOGIC, WECTOR (7 DOWNTO 0)
```

```
LIBRARY IEEE:
USE IEEE. STD_LOGIC_1164.ALL;

BENTITY OFFI IS.

BENTITY OFFI IS.

PORT( CL,CK,T:IN STD_LOGIC;

END DFFI;

ARCHITECTURE ARCH OF DFFI IS.

PROCESS(CL,CK)
VARIABLE TMP:STD_LOGIC;

VARIABLE TMP:STD_LOGIC;

IS EGIN L=1' THEN TMP: '0';

ELSIF RISING.EDGE(CK) THEN
IF -1' THEN TMP: NOT TMP;

ELSE NULL;

PROCESS (CL,CK)

GENT L=1' THEN TMP: NOT TMP;

ELSE NULL;

RISING.EDGE(CK)

GRAY NOT TMP;

GRAY NOT TMP;

END PROCESS;

END PROCESS;

SEND ARCH;
```

VHDL DFF1

波形圖

#### 實驗四:BCD計數器設計

#### • 實驗結果照片:





VHDL-1

VHDL-2



波形圖-1



波形圖-2



波形圖-3

## 實驗五:BCD加法器設計

#### • 實驗結果照片:





VHDL 波形圖

實驗六:移位暫存器設計

• 實驗結果照片:

```
LIBRARY IEEE;

USE IEEE, STDLOGIC_1164.ALL;

BEALTLY SEGLISTER IS

BORT (SI, CK, CL: STDLOGIC;

COLUMN STDLOGIC VECTOR (7 DOWNTO (1));

BORNEL COLUMN STDLOGIC VECTOR (7 DOWNTO (1));

BORNEL COLUMN STDLOGIC VECTOR (7 DOWNTO (1));

BEGIN STORE CK, CL:

BEGIN STORE CK, CL:

BEGIN STORE CK, CK, CL:

BEGIN STORE CK, THEN

F CL-1' THEN

F CL-
```

The state of the s

波形圖

VHDL