Appendix A: Summary of Atmel AVR Instruction Set

Mnemonics	Operands	Operation	Affected flags	#Clocks	#Clocks XMega
		Arithmetic and Logic Inst	ructions		
ADD	Rd, Rr	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1	
ADC	Rd, Rr	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1	
ADIW ⁽¹⁾	Rd, K	$R_{d+1}:R_{d} \leftarrow R_{d+1}:R_{d} + k$	Z,C,N,V,S	2	
SUB	Rd, Rr	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H	1	
SUBI	Rd, K	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1	
SBC	Rd, Rr	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1	
SBCI	Rd, K	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H	1	
SBIW ⁽¹⁾	Rd, K	$R_{d+1}:R_d \leftarrow R_{d+1}:R_d - K$	Z,C,N,V,S	2	
AND	Rd, Rr	Rd ← Rd & Rr	Z,N,V,S	1	
ANDI	Rd, K	Rd ← Rd & K	Z,N,V,S	1	
OR	Rd, Rr	$Rd \leftarrow Rd \mid Rr$	Z,N,V,S	1	
ORI	Rd, K	$Rd \leftarrow Rd \mid K$	Z,N,V,S	1	
EOR	Rd, Rr	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1	
СОМ	Rd	$Rd \leftarrow 0 \times FF - Rd$	Z,C,N,V,S	1	
NEG	Rd	$Rd \leftarrow 0 \times 00 - Rd$	Z,C,N,V,S,H	1	
SBR	Rd, K	$Rd \leftarrow Rd \mid K$	Z,N,V,S	1	
CBR	Rd, K	$Rd \leftarrow Rd \& (0 \times FF - K)$	Z,N,V,S	1	
INC	Rd	$Rd \leftarrow Rd + 1$	Z,N,V,S	1	
DEC	Rd	Rd ← Rd − 1	Z,N,V,S	1	
TST	Rd	Rd ← Rd & Rd	Z,N,V,S	1	
CLR	Rd	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1	
SER	Rd	$Rd \leftarrow 0 \times FF$	None	1	
MUL ⁽¹⁾	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr (UU)$	Z,C	2	
MULS ⁽¹⁾	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr (SS)$	Z,C	2	
MULSU ⁽¹⁾	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr (SU)$	Z,C	2	
FMUL ⁽¹⁾	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr \ll 1 \text{ (UU)}$	Z,C	2	
FMULS ⁽¹⁾	Rd, Rr	R1:R0 ← Rd × Rr << 1 (SS)	Z,C	2	
FMULSU ⁽¹⁾	Rd, Rr	R1:R0 ← Rd × Rr << 1 (SU)	Z,C	2	
DES	К	if (H = 0) then R15:R0 ← Encrypt (R15:R0, K) else R15:R0 Decrypt (R15:R0, K)			1/2
	-	Branch Instruction	s		
RJMP	К	PC ← PC + k +1	none	2	
IJMP ⁽¹⁾		PC(15:0) ← Z, PC(21:16) ← 0	none	2	
EIJMP ⁽¹⁾		PC(15:0) ← Z, PC(21:16) ← EIND	none	2	
JMP ⁽¹⁾	К	PC ← k	none	3	

Table A.1 ■ AVR Instruction Set Summary

(Continued)

Table A.1 ■ (Continued)

Mnemonics	Operands	Operation	Affected flags	#Clocks	#Clocks XMega
RCALL	К	PC ← PC + k + 1	none	3/4(3)(5)	2/3(3)
ICALL ⁽¹⁾		PC(15:0) ← Z, PC(21:16) ← 0	none	3/4(3)(5)	2/3(3)
EICALL ⁽¹⁾		PC(15:0) ← Z, PC(21:16) ← EIND	none	4(3)	3(3)
CALL ⁽¹⁾	К	PC ← k	none	4/5(3)	3/4(3)
RET		PC ← STACK	none	4/5(3)	
RETI		PC ← STACK	ı	4/5(3)	
CPSE	Rd, Rr	if (Rd = Rr) PC ← PC + 2 or 3	none	1/2/3	
СР	Rd, Rr	Rd – Rr	Z,C,N,V,S,H	1	
CPC	Rd, Rr	Rd – Rr – C	Z,C,N,V,S,H	1	
CPI	Rd, K	Rd – K	Z,C,N,V,S,H	1	
SBRC	Rr, b	if $(Rr(b) = 0)$ then $PC \leftarrow PC + 2$ or 3	none	1/2/3	
SBRS	Rr, b	if $(Rr(b) = 1)$ then $PC \leftarrow PC + 2$ or 3	none	1/2/3	
SBIC	A, b	if $(I/O(A, b) = 0)$ then $PC \leftarrow PC + 2$ or 3	none	1/2/3	2/3/4
SBIS	A, b	if $(I/O(A, b) = 1)$ then $PC \leftarrow PC + 2$ or 3	none	1/2/3	2/3/4
BRBS	s, k	if (SREG(s) = 1) then PC \leftarrow PC + k + 1	none	1/2	
BRBC	s, k	if (SREG(s) = 0) then PC \leftarrow PC + k + 1	none	1/2	
BREQ	К	if $(Z = 1)$ then PC \leftarrow PC + k + 1	none	1/2	
BRNE	k	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	none	1/2	
BRCS	k	if (C = 1) then PC ← PC + k + 1	none	1/2	
BRCC	k	if (C = 0) then PC ← PC + k + 1	none	1/2	
BRSH	k	if (C = 0) then PC ← PC + k + 1	none	1/2	
BRLO	k	if (C = 1) then PC \leftarrow PC + k + 1	none	1/2	
BRMI	k	if (N = 1) then PC ← PC + k + 1	none	1/2	
BRPL	k	if (N = 0) then PC ← PC + k + 1	none	1/2	
BRGE	k	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	none	1/2	
BRLT	k	if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	none	1/2	
BRHS	k	if (H = 1) then PC ← PC + k+ 1	none	1/2	
BRHC	k	if (H = 0) then PC ← PC + k + 1	none	1/2	
BRTS	k	if (T = 1) then PC \leftarrow PC + k + 1	none	1/2	
BRTC	k	if (T = 0) then PC \leftarrow PC + k + 1	none	1/2	
BRVS	k	if $(V = 1)$ then PC \leftarrow PC + k + 1	none	1/2	
BRVC	k	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	none	1/2	
BRIE	k	if $(I = 1)$ then PC \leftarrow PC + k + 1	none	1/2	
BRID	k	if $(I = D)$ then $PC \leftarrow PC + k + 1$	none	1/2	
		Data Transfer Instruc	tions		
MOV	Rd, Rr	Rd ← Rd	none	1	
MOVW	Rd, Rr	$R_{d+1}:R_d \leftarrow R_{r+1}:R_r$	none	1	
LDI	Rd, K	$Rd \leftarrow K$	none	1	
LDS ⁽¹⁾	Rd, k	$Rd \leftarrow (k)$	none	1(5)2(3)	2(3)(4)
LD ⁽²⁾	Rd, X	$Rd \leftarrow (X)$	none	1(5)2(3)	1 (3)(4)
LD ⁽²⁾	Rd, X+	$Rd \leftarrow (X), X \leftarrow X + 1$	none	2(3)	1 (3)(4)

Table A.1 ■ (Continued)

Mnemonics	Operands	Operation	Affected flags	#Clocks	#Clocks XMega	
LD ⁽²⁾	Rd, –X	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	none	2(3)3(5)	2(3)(4)	
LD ⁽²⁾	Rd, Y	$Rd \leftarrow (Y)$	none	1 ⁽⁵⁾ 2 ⁽³⁾	1 (3)(4)	
LD ⁽²⁾	Rd, Y+	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	none	2 ⁽³⁾	1 (3)(4)	
LD ⁽²⁾	Rd, –Y	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	none	2(3)3(5)	2(3)(4)	
LDD ⁽¹⁾	Rd, Y+q	$Rd \leftarrow (Y + q)$	none	2(3)	2(3)(4)	
LD ⁽²⁾	Rd, Z	$Rd \leftarrow (Z)$	none	1 ⁽⁵⁾ 2 ⁽³⁾	1 (3)(4)	
LD ⁽²⁾	Rd, Z+	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	none	2(3)	1 (3)(4)	
LD ⁽²⁾	Rd, –Z	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	none	2(3)3(5)	2(3)(4)	
LDD ⁽¹⁾	Rd, Z+q	$Rd \leftarrow (Z+q)$	none	2(3)	2(3)(4)	
STS ⁽¹⁾	k, Rr	(k) ← Rr	none	1 ⁽⁵⁾ 2 ⁽³⁾	2(3)	
ST ⁽²⁾	X, Rr	(X) ← Rr	none	1 ⁽⁵⁾ 2 ⁽³⁾	1 ⁽³⁾	
ST ⁽²⁾	X+, Rr	$(X) \leftarrow Rr, X \leftarrow X + 1$	none	1(5)2(3)	1 ⁽³⁾	
ST ⁽²⁾	–X, Rr	$X \leftarrow X - 1, (X) \leftarrow Rr$	none	2(3)	2(3)	
ST ⁽²⁾	Y, Rr	(Y) ← Rr	none	1(5)2(3)	1 ⁽³⁾	
ST ⁽²⁾	Y+, Rr	$(Y) \leftarrow Rr, (Y) \leftarrow Y + 1$	none	1 ⁽⁵⁾ 2 ⁽³⁾	1 ⁽³⁾	
ST ⁽²⁾	−Y, Rr	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	none	2(3)	2(3)	
STD ⁽¹⁾	Y+q, Rr	$(Y+q) \leftarrow Rr$	none	2(3)	2(3)	
ST ⁽²⁾	Z, Rr	(Z) ← Rr	none	1 ⁽⁵⁾ 2 ⁽³⁾	1 ⁽³⁾	
ST ⁽²⁾	Z+, Rr	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	none	1 ⁽⁵⁾ 2 ⁽³⁾	1 ⁽³⁾	
ST ⁽²⁾	–Z, Rr	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	none	2(3)	2(3)	
STD ⁽¹⁾	Z+q, Rr	$(Z+q) \leftarrow Rr$	none	2 ⁽³⁾	2(3)	
LPM ⁽¹⁾⁽²⁾		R0 ← (Z); load program memory	none	3	3	
LPM ⁽¹⁾⁽²⁾	Rd, Z	$Rd \leftarrow (Z)$; load program memory	none	3	3	
LPM ⁽¹⁾⁽²⁾	Rd, Z+	Rd \leftarrow (Z), Z \leftarrow Z + 1; load program memory	none	3	3	
ELPM ⁽¹⁾		$R0 \leftarrow (RAMPZ:Z)$; load program memory	none	3		
ELPM ⁽¹⁾	Rd, Z	$Rd \leftarrow (RAMPZ:Z)$; load program memory	none	3		
ELPM ⁽¹⁾	Rd, Z+	$Rd \leftarrow (RAMPZ:Z), Z \leftarrow Z + 1$	none	3		
SPM ⁽¹⁾		(RAMPZ:Z) ← R1:R0; store program mem.	none	_	_	
SPM ⁽¹⁾	Z+	$(RAMPZ:Z) \leftarrow R1:R0, Z \leftarrow Z + 2$	none	_	_	
IN	Rd, A	$Rd \leftarrow I/O(A)$	none	1		
OUT	A, Rr	$I/O(A) \leftarrow Rr$	none	1		
PUSH ⁽¹⁾	Rr	STACK ← Rr	none	2	1 ⁽³⁾	
POP ⁽¹⁾	Rd	Rd ← STACK	none	2	2(3)	
XCH	Z, Rd	$(Z) \leftarrow Rd, Rd \leftarrow (Z)$	none	1		
LAS	Z, Rd	$(Z) \leftarrow Rd \mid (Z), Rd \leftarrow (Z)$	none	1		
LAC	Z, Rd	$(Z) \leftarrow (0 \times FF - Rd) \& (Z), Rd \leftarrow (Z)$	none	1		
LAT	Z, Rd	$(Z) \leftarrow Rd \oplus (Z), Rd \leftarrow (Z)$	none	1		
Bit and Bit-test Instructions						
LSL	Rd	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0, C \leftarrow Rd(7)$	Z,C,N,V,H	1		
LSR	Rd	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0, C \leftarrow Rd(0)$	Z,C,N,V	1		
ROL	Rd	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V,H	1		

(Continued)

Table A.1 ■ (Continued)

Mnemonics	Operands	Operation	Affected flags	#Clocks	#Clocks XMega	
ROR	Rd	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1		
ASR	Rd	$Rd(n) \leftarrow Rd(n+1), n=0,, 6, Rd(7) \leftarrow Rd(7)$	Z,C,N,V	1		
SWAP	Rd	$Rd(30) \leftrightarrow Rd(74)$	none	1		
BSET	s	SREG(s) ← 1	SREG(s)	1		
BCLR	s	$SREG(s) \leftarrow 0$	SREG(s)	1		
SBI	A, b	I/O(A,b) ← 1	none	1(5)2	1	
СВІ	A, b	I/O(A,b) ← 0	none	1(5)2	1	
BST	Rr, b	$T \leftarrow Rr(b)$	Т	1		
BLD	Rd, b	$Rd(b) \leftarrow T$	none	1		
SEC		C ← 1	С	1		
CLC		C ← 0	С	1		
SEN		N ← 1	N	1		
CLN		N ← 0	N	1		
SEZ		Z ← 1	Z	1		
CLZ		Z ← 0	Z	1		
SEI		I ← 1	I	1		
CLI		1 ← 0	I	1		
SES		S ← 1	S	1		
CLS		S ← 0	S	1		
SEV		V ← 1	٧	1		
CLV		V ← 0	V	1		
SET		T ← 1	Т	1		
CLT		T ← 0	Т	1		
SEH		H ← 1	Н	1		
CLH		H ← 0	Н	1		
MCU Control Instructions						
BREAK		See specific description for BREAK	none	1		
NOP			none	1		
SLEEP		See specific description about SLEEP	none	1		
WDR		See specific description about WDR	none	1		

Note: 1. This instruction is not available in all devices. Refer to the device specific instruction set summary.

- 2. Not all variants of this instruction are available in all devices. Refer to the device specific set summary.
- 3. Cycle times for data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
- 4. One extra cycle must be added when accessing internal SRAM.
- 5. Number of clock cycles for reduced core tinyAVR.

Source: Atmel Corporation, The Atmel AVR Microcontroller