

# Appendix A: Summary of Atmel AVR Instruction Set

Mnemonics	Operands	Operation	Affected flags	#Clocks	#Clocks X Mega
<b>Arithmetic and Logic Instructions</b>					
ADD	Rd, Rr	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1	
ADC	Rd, Rr	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1	
ADIW <sup>(1)</sup>	Rd, K	$R_{d+1}:R_d \leftarrow R_{d+1}:R_d + k$	Z,C,N,V,S	2	
SUB	Rd, Rr	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H	1	
SUBI	Rd, K	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1	
SBC	Rd, Rr	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1	
SBCI	Rd, K	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H	1	
SBIW <sup>(1)</sup>	Rd, K	$R_{d+1}:R_d \leftarrow R_{d+1}:R_d - K$	Z,C,N,V,S	2	
AND	Rd, Rr	$Rd \leftarrow Rd \& Rr$	Z,N,V,S	1	
ANDI	Rd, K	$Rd \leftarrow Rd \& K$	Z,N,V,S	1	
OR	Rd, Rr	$Rd \leftarrow Rd   Rr$	Z,N,V,S	1	
ORI	Rd, K	$Rd \leftarrow Rd   K$	Z,N,V,S	1	
EOR	Rd, Rr	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1	
COM	Rd	$Rd \leftarrow 0 \times FF - Rd$	Z,C,N,V,S	1	
NEG	Rd	$Rd \leftarrow 0 \times 00 - Rd$	Z,C,N,V,S,H	1	
SBR	Rd, K	$Rd \leftarrow Rd   K$	Z,N,V,S	1	
CBR	Rd, K	$Rd \leftarrow Rd \& (0 \times FF - K)$	Z,N,V,S	1	
INC	Rd	$Rd \leftarrow Rd + 1$	Z,N,V,S	1	
DEC	Rd	$Rd \leftarrow Rd - 1$	Z,N,V,S	1	
TST	Rd	$Rd \leftarrow Rd \& Rd$	Z,N,V,S	1	
CLR	Rd	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1	
SER	Rd	$Rd \leftarrow 0 \times FF$	None	1	
MUL <sup>(1)</sup>	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr$ (UU)	Z,C	2	
MULS <sup>(1)</sup>	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr$ (SS)	Z,C	2	
MULSU <sup>(1)</sup>	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr$ (SU)	Z,C	2	
FMUL <sup>(1)</sup>	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr \ll 1$ (UU)	Z,C	2	
FMULS <sup>(1)</sup>	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr \ll 1$ (SS)	Z,C	2	
FMULSU <sup>(1)</sup>	Rd, Rr	$R1:R0 \leftarrow Rd \times Rr \ll 1$ (SU)	Z,C	2	
DES	K	if (H = 0) then R15:R0 $\leftarrow$ Encrypt (R15:R0, K) else R15:R0 Decrypt (R15:R0, K)			1/2
<b>Branch Instructions</b>					
RJMP	K	$PC \leftarrow PC + k + 1$	none	2	
IJMP <sup>(1)</sup>		$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	none	2	
EIJMP <sup>(1)</sup>		$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow EIND$	none	2	
JMP <sup>(1)</sup>	K	$PC \leftarrow k$	none	3	

**Table A.1 ■ AVR Instruction Set Summary**

(Continued)

Table A.1 ■ (Continued)

Mnemonics	Operands	Operation	Affected flags	#Clocks	#Clocks XMega
RCALL	K	$PC \leftarrow PC + k + 1$	none	3/4 <sup>(3)(5)</sup>	2/3 <sup>(3)</sup>
ICALL <sup>(1)</sup>		$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow 0$	none	3/4 <sup>(3)(5)</sup>	2/3 <sup>(3)</sup>
EICALL <sup>(1)</sup>		$PC(15:0) \leftarrow Z, PC(21:16) \leftarrow EIND$	none	4 <sup>(3)</sup>	3 <sup>(3)</sup>
CALL <sup>(1)</sup>	K	$PC \leftarrow k$	none	4/5 <sup>(3)</sup>	3/4 <sup>(3)</sup>
RET		$PC \leftarrow STACK$	none	4/5 <sup>(3)</sup>	
RETI		$PC \leftarrow STACK$	I	4/5 <sup>(3)</sup>	
CPSE	Rd, Rr	if (Rd = Rr) $PC \leftarrow PC + 2$ or 3	none	1/2/3	
CP	Rd, Rr	$Rd - Rr$	Z,C,N,V,S,H	1	
CPC	Rd, Rr	$Rd - Rr - C$	Z,C,N,V,S,H	1	
CPI	Rd, K	$Rd - K$	Z,C,N,V,S,H	1	
SBRC	Rr, b	if (Rr(b) = 0) then $PC \leftarrow PC + 2$ or 3	none	1/2/3	
SBRS	Rr, b	if (Rr(b) = 1) then $PC \leftarrow PC + 2$ or 3	none	1/2/3	
SBIC	A, b	if (I/O(A, b) = 0) then $PC \leftarrow PC + 2$ or 3	none	1/2/3	2/3/4
SBIS	A, b	if (I/O(A, b) = 1) then $PC \leftarrow PC + 2$ or 3	none	1/2/3	2/3/4
BRBS	s, k	if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRBC	s, k	if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$	none	1/2	
BREQ	K	if (Z = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRNE	k	if (Z = 0) then $PC \leftarrow PC + k + 1$	none	1/2	
BRCS	k	if (C = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRCC	k	if (C = 0) then $PC \leftarrow PC + k + 1$	none	1/2	
BRSH	k	if (C = 0) then $PC \leftarrow PC + k + 1$	none	1/2	
BRLO	k	if (C = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRMI	k	if (N = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRPL	k	if (N = 0) then $PC \leftarrow PC + k + 1$	none	1/2	
BRGE	k	if ( $N \oplus V = 0$ ) then $PC \leftarrow PC + k + 1$	none	1/2	
BRLT	k	if ( $N \oplus V = 1$ ) then $PC \leftarrow PC + k + 1$	none	1/2	
BRHS	k	if (H = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRHC	k	if (H = 0) then $PC \leftarrow PC + k + 1$	none	1/2	
BRTS	k	if (T = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRTC	k	if (T = 0) then $PC \leftarrow PC + k + 1$	none	1/2	
BRVS	k	if (V = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRVC	k	if (V = 0) then $PC \leftarrow PC + k + 1$	none	1/2	
BRIE	k	if (I = 1) then $PC \leftarrow PC + k + 1$	none	1/2	
BRID	k	if (I = D) then $PC \leftarrow PC + k + 1$	none	1/2	
<b>Data Transfer Instructions</b>					
MOV	Rd, Rr	$Rd \leftarrow Rr$	none	1	
MOVW	Rd, Rr	$R_{d+1}:R_d \leftarrow R_{r+1}:R_r$	none	1	
LDI	Rd, K	$Rd \leftarrow K$	none	1	
LDS <sup>(1)</sup>	Rd, k	$Rd \leftarrow (k)$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	2 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, X	$Rd \leftarrow (X)$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)(4)</sup>
LD <sup>(2)</sup>	Rd, X+	$Rd \leftarrow (X), X \leftarrow X + 1$	none	2 <sup>(3)</sup>	1 <sup>(3)(4)</sup>

Table A.1 ■ (Continued)

Mnemonics	Operands	Operation	Affected flags	#Clocks	#Clocks X Mega
LD <sup>(2)</sup>	Rd, -X	$X \leftarrow X - 1, Rd \leftarrow (X)$	none	2 <sup>(3)</sup> 3 <sup>(5)</sup>	2 <sup>(3)</sup> (4)
LD <sup>(2)</sup>	Rd, Y	$Rd \leftarrow (Y)$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)</sup> (4)
LD <sup>(2)</sup>	Rd, Y+	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	none	2 <sup>(3)</sup>	1 <sup>(3)</sup> (4)
LD <sup>(2)</sup>	Rd, -Y	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	none	2 <sup>(3)</sup> 3 <sup>(5)</sup>	2 <sup>(3)</sup> (4)
LDD <sup>(1)</sup>	Rd, Y + q	$Rd \leftarrow (Y + q)$	none	2 <sup>(3)</sup>	2 <sup>(3)</sup> (4)
LD <sup>(2)</sup>	Rd, Z	$Rd \leftarrow (Z)$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)</sup> (4)
LD <sup>(2)</sup>	Rd, Z+	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	none	2 <sup>(3)</sup>	1 <sup>(3)</sup> (4)
LD <sup>(2)</sup>	Rd, -Z	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	none	2 <sup>(3)</sup> 3 <sup>(5)</sup>	2 <sup>(3)</sup> (4)
LDD <sup>(1)</sup>	Rd, Z + q	$Rd \leftarrow (Z + q)$	none	2 <sup>(3)</sup>	2 <sup>(3)</sup> (4)
STS <sup>(1)</sup>	k, Rr	$(k) \leftarrow Rr$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	X, Rr	$(X) \leftarrow Rr$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	X+, Rr	$(X) \leftarrow Rr, X \leftarrow X + 1$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-X, Rr	$X \leftarrow X - 1, (X) \leftarrow Rr$	none	2 <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	Y, Rr	$(Y) \leftarrow Rr$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	Y+, Rr	$(Y) \leftarrow Rr, (Y) \leftarrow Y + 1$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-Y, Rr	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	none	2 <sup>(3)</sup>	2 <sup>(3)</sup>
STD <sup>(1)</sup>	Y + q, Rr	$(Y + q) \leftarrow Rr$	none	2 <sup>(3)</sup>	2 <sup>(3)</sup>
ST <sup>(2)</sup>	Z, Rr	$(Z) \leftarrow Rr$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	Z+, Rr	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	none	1 <sup>(5)</sup> 2 <sup>(3)</sup>	1 <sup>(3)</sup>
ST <sup>(2)</sup>	-Z, Rr	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	none	2 <sup>(3)</sup>	2 <sup>(3)</sup>
STD <sup>(1)</sup>	Z + q, Rr	$(Z + q) \leftarrow Rr$	none	2 <sup>(3)</sup>	2 <sup>(3)</sup>
LPM <sup>(1)(2)</sup>		$R0 \leftarrow (Z)$ ; load program memory	none	3	3
LPM <sup>(1)(2)</sup>	Rd, Z	$Rd \leftarrow (Z)$ ; load program memory	none	3	3
LPM <sup>(1)(2)</sup>	Rd, Z+	$Rd \leftarrow (Z), Z \leftarrow Z + 1$ ; load program memory	none	3	3
ELPM <sup>(1)</sup>		$R0 \leftarrow (RAMPZ:Z)$ ; load program memory	none	3	
ELPM <sup>(1)</sup>	Rd, Z	$Rd \leftarrow (RAMPZ:Z)$ ; load program memory	none	3	
ELPM <sup>(1)</sup>	Rd, Z+	$Rd \leftarrow (RAMPZ:Z), Z \leftarrow Z + 1$	none	3	
SPM <sup>(1)</sup>		$(RAMPZ:Z) \leftarrow R1:R0$ ; store program mem.	none	—	—
SPM <sup>(1)</sup>	Z+	$(RAMPZ:Z) \leftarrow R1:R0, Z \leftarrow Z + 2$	none	—	—
IN	Rd, A	$Rd \leftarrow I/O(A)$	none	1	
OUT	A, Rr	$I/O(A) \leftarrow Rr$	none	1	
PUSH <sup>(1)</sup>	Rr	$STACK \leftarrow Rr$	none	2	1 <sup>(3)</sup>
POP <sup>(1)</sup>	Rd	$Rd \leftarrow STACK$	none	2	2 <sup>(3)</sup>
XCH	Z, Rd	$(Z) \leftarrow Rd, Rd \leftarrow (Z)$	none	1	
LAS	Z, Rd	$(Z) \leftarrow Rd \mid (Z), Rd \leftarrow (Z)$	none	1	
LAC	Z, Rd	$(Z) \leftarrow (0 \times FF - Rd) \& (Z), Rd \leftarrow (Z)$	none	1	
LAT	Z, Rd	$(Z) \leftarrow Rd \oplus (Z), Rd \leftarrow (Z)$	none	1	
<b>Bit and Bit-test Instructions</b>					
LSL	Rd	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0, C \leftarrow Rd(7)$	Z,C,N,V,H	1	
LSR	Rd	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0, C \leftarrow Rd(0)$	Z,C,N,V	1	
ROL	Rd	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V,H	1	

(Continued)

Table A.1 ■ (Continued)

Mnemonics	Operands	Operation	Affected flags	#Clocks	#Clocks XMega
ROR	Rd	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1	
ASR	Rd	$Rd(n) \leftarrow Rd(n+1), n=0, \dots, 6, Rd(7) \leftarrow Rd(7)$	Z,C,N,V	1	
SWAP	Rd	$Rd(3..0) \leftrightarrow Rd(7..4)$	none	1	
BSET	s	$SREG(s) \leftarrow 1$	SREG(s)	1	
BCLR	s	$SREG(s) \leftarrow 0$	SREG(s)	1	
SBI	A, b	$I/O(A,b) \leftarrow 1$	none	1 <sup>(5)</sup> 2	1
CBI	A, b	$I/O(A,b) \leftarrow 0$	none	1 <sup>(5)</sup> 2	1
BST	Rr, b	$T \leftarrow Rr(b)$	T	1	
BLD	Rd, b	$Rd(b) \leftarrow T$	none	1	
SEC		$C \leftarrow 1$	C	1	
CLC		$C \leftarrow 0$	C	1	
SEN		$N \leftarrow 1$	N	1	
CLN		$N \leftarrow 0$	N	1	
SEZ		$Z \leftarrow 1$	Z	1	
CLZ		$Z \leftarrow 0$	Z	1	
SEI		$I \leftarrow 1$	I	1	
CLI		$I \leftarrow 0$	I	1	
SES		$S \leftarrow 1$	S	1	
CLS		$S \leftarrow 0$	S	1	
SEV		$V \leftarrow 1$	V	1	
CLV		$V \leftarrow 0$	V	1	
SET		$T \leftarrow 1$	T	1	
CLT		$T \leftarrow 0$	T	1	
SEH		$H \leftarrow 1$	H	1	
CLH		$H \leftarrow 0$	H	1	
<b>MCU Control Instructions</b>					
BREAK		See specific description for BREAK	none	1	
NOP			none	1	
SLEEP		See specific description about SLEEP	none	1	
WDR		See specific description about WDR	none	1	

- Note: 1. This instruction is not available in all devices. Refer to the device specific instruction set summary.  
2. Not all variants of this instruction are available in all devices. Refer to the device specific set summary.  
3. Cycle times for data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.  
4. One extra cycle must be added when accessing internal SRAM.  
5. Number of clock cycles for reduced core tinyAVR.

Source: Atmel Corporation, The Atmel AVR Microcontroller