## Team members:

- Mohammad Hosseini (4003613021) محمد حسيني
- Arshia Shafiei (4003623019) ارشیا شفیعی
- Behnood Oboodiyat (4003623027) بهنود عبودیت

## Instruction format(16-bit):

Every Instruction is 16-bit so they are basically one format but the bits could have different meanings.

### R-type:

| Opcode(4-bit) | Rs(4-bit) | Rt(4-bit) | Rd(4-bit)                      |
|---------------|-----------|-----------|--------------------------------|
| I-type:       |           |           |                                |
| Opcode(4-bit) | Rs(4-bit) | Rt(4-bit) | Imm/Address/Off<br>set (4-bit) |

# Instructions and Opcodes:

| Instruction | Op Code | Format |
|-------------|---------|--------|
| add         | 0000    | R      |
| sub         | 0001    | R      |
| mul         | 0010    | R      |
| div         | 0011    | R      |
| ori         | 0100    | I      |
| nor         | 0101    | R      |
| nand        | 0110    | R      |
| sw          | 0111    | I      |
| lw          | 1000    | I      |
| blt         | 1001    | I      |

## Control Unit Truth Table:

|          | R-format | ori     | sw  | lw      | blt     |
|----------|----------|---------|-----|---------|---------|
| RegDst   | 1        | 0       | X   | 0       | X       |
| Alusrc   | 0        | 1       | 1   | 1       | 0       |
| MemToReg | 0        | 0       | X   | 1       | X       |
| RegWrite | 1        | 1       | 0   | 1       | 0       |
| MemWrite | 0        | 0       | 1   | 0       | 0       |
| Branch   | 0        | 0       | 0   | 0       | 1       |
| ExtOp    | X        | 0       | 1   | 1       | 0       |
| Aluctr   | Op[2:0]  | Op[2:0] | 000 | Op[2:0] | Op[2:0] |


add, sub, mul, div, nor and nand are the same but with different Opcodes.

## **Control Unit test results:**


| List - Default  |  |
|---|--|
| ps—,<br>delta—,   | /ControlUnit_tb/Opcode—p/ControlUnit_tb/MemWrite—p /ControlUnit_tb/RegDst—p /ControlUnit_tb/Branch—p /ControlUnit_tb/ALUsrc—p /ControlUnit_tb/ExtOp—p /ControlUnit_tb/MemtoReg—p /ControlUnit_tb/ALUctr—p /ControlUnit_tb/RegWrite—p   |
| 0 +0 0 +2 100 +0 100 +2 200 +0 200 +2 300 +2 400 +0 400 +2 500 +0 600 +2 700 +0 800 +2 900 +2 | 0000 StX StX StX StX StX StX StX StX XXX 0000 St1 St0 St0 St1 St0 St0 St0 000 0001 St1 St0 St0 St1 St0 St0 St0 000 0001 St1 St0 St0 St1 St0 St0 St0 000 0001 St1 St0 St0 St1 St0 St0 St0 000 0001 St1 St0 St0 St1 St0 St0 St0 001 0010 St1 St0 St0 St1 St0 St0 St0 001 0011 St1 St0 St0 St1 St0 St0 St0 010 0011 St1 St0 St0 St1 St0 St0 St0 010 0011 St1 St0 St0 St1 St0 St0 St0 011 0101 St1 St0 St0 St1 St0 St0 St0 011 0101 St1 St0 St0 St1 St0 St0 St0 011 0101 St1 St0 St0 St1 St0 St0 St0 011 0110 St1 St0 St0 St1 St0 St0 St0 011 0110 St1 St0 St0 St1 St0 St0 St0 101 0110 St1 St0 St0 St1 St0 St0 St0 101 0110 St1 St0 St0 St1 St0 St0 St0 101 0110 St1 St0 St0 St1 St0 St0 St0 110 0110 St1 St0 St0 St1 St0 St0 St0 110 0110 St1 St0 St0 St1 St0 St0 St0 110 0110 St0 St1 St0 St0 St1 St0 St0 St0 100 0111 St0 St1 St0 St1 St0 St0 St0 100 0111 St0 St0 St1 St0 St1 St0 St0 St0 100 0111 St0 St0 St1 St0 St0 St1 St0 St0 St1 000 1100 St0 St1 St1 St0 St0 St1 St0 St1 St0 St1 000 1000 St0 St1 St1 St1 St0 St0 St1 000 1000 St0 St1 St1 St1 St0 St0 St1 000 1001 St0 St0 St1 St1 St1 St0 St0 St1 000 1001 St0 St1 St1 St1 St0 St0 St1 St0 St0 St0 St0 St1 St0 St0 St1 St0 S |

### **ALU** test results:

Adder and subtractor tests:



## Multiplier and Subtractor tests:



### OR, NOR and NAND tests:

