

Q1)

~~Design~~ Design a 4 Bit Register  
has the following features

That ~~with~~ i) Parallel Read 4 Bits  
from Another device.

- ii) Hold B<sub>i</sub> Values
- iii) Shift Left
- iv) Shift Right

# 4-D Flip Flops 4-4x1 mux

- 0 LFF
- 1 RT
- 2 Hold
- 3 parallel In


1/

→ B.T0  
Rd. In

→ B.T1  
Rd In

→ B.T2  
Rd In

→ B.T3  
Rd In



(Q2)

For each of the Below cases,

Design A Circuit to detect A  
Pattern 1 0 1 1 And produce  
An output of 1 in the Bits  
Are Read

- 1) In Parallel
- 2) in Series



Q2 i)

1/

Parallel

using 3-2 input AND Gate  
1- Inverter.

$$Y = A \bar{B} C D$$



FORMAT X input / output

Output Zero until STATE E

So  $Out = Q_0 \bar{Q}_1 \bar{Q}_2$

$Q_0 \ Q_1 \ Q_2$

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0



Q2 ii

24

5 STATES  
 → 3 Flip Flops (Allows for 8 states)  
 $Q_0, Q_1, Q_2$

A 0 0 0  
 B 0 0 1  
 C 0 1 0  
 D 0 1 1  
 E 1 0 0  
 F 1 0 1 } extra  
 G 1 1 0 } states  
 H 1 1 1 }

$$Y = Q_0 \bar{Q}_1 \bar{Q}_2$$

one input line AI  
 one output line Y

	Present			Next		
I	$Q_0$	$Q_1$	$Q_2$	$Q_0^+$	$Q_1^+$	$Q_2^+$
0	0	0	0	0	0	0
0	0	0	1	0	1	0
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	1	0	0
0	1	0	1	x	x	x
0	1	1	0	x	x	x
0	1	1	1	x	x	x
1	0	0	0	0	0	1
1	0	0	1	0	0	0
1	0	1	0	0	1	1
1	0	1	1	1	0	0
1	1	0	0	1	0	0
1	1	0	1	x	x	x
1	1	1	0	x	x	x
1	1	1	1	x	x	x

x → don't care  
 does not happen

Q2 ii)

3/

Flip Flop inputs And Transition

$D_0$   $I Q_0$

$Q_1 Q_2$	$00$	$01$	$11$	$10$
$00$		1	1	
$01$		X	X	
$11$		X	X	1
$10$		X	X	

$$D_0 = Q_0 + I Q_1 Q_2$$

$D_1$   $I Q_0$

$Q_1 Q_2$	$00$	$01$	$11$	$10$
$00$				
$01$	1	X	X	
$11$		X	X	
$10$		X	X	1


$$D_1 = \bar{I} \bar{Q}_1 Q_2 + I Q_1 \bar{Q}_2$$

$D_3$   $I Q_0$

$Q_1 Q_2$	$00$	$01$	$11$	$10$
$00$				1
$01$		X	X	
$11$		X	X	
$10$		X	X	1

$$D_3 = I \bar{Q}_1 \bar{Q}_2$$

4/



$$D_0 = Q_0 + I Q_1 Q_2$$

$$D_1 = \bar{I} \bar{Q}_1 Q_2 + I Q_1 \bar{Q}_2$$

$$D_2 = I \bar{Q}_1 \bar{Q}_2$$

Clock not shown.

0 → Denotes

→

- 1) Could have used  $\bar{Q}_0, Q_1, \bar{Q}_2$  inputs But make this using inverters Boo design choice

03)

Simplify the following Boolean expressions  
to a minimum number of literals

1)  $\overline{A}B (AB + CD)$

2)  $(A+B)(A+B)$

3)  $AB + \overline{A}C + BC$

4)  $(A+B)(A+C)(B+C)$

5)  $A + \overline{A}B$



Q3) Solve

1/

$$\begin{aligned} 1) \quad & \bar{A}B (AB + CD) \\ &= (\bar{A}B)(AB) + \bar{A}B CD \\ &= 0 + \bar{A}B CD \\ &= \bar{A}B CD \end{aligned}$$

$$\begin{aligned} 2) \quad & (A+B)(A+\bar{B}) \\ &= AA + A\bar{B} + AB + B\bar{B} \\ &= A + A\bar{B} + AB + 0 \\ &= A + A(B+\bar{B}) \\ &= A + A(1) \\ &= A + A = A \end{aligned}$$

$$\begin{aligned} 3) \quad & AB + \bar{A}C + BC \quad \leftarrow \text{This is 1} \\ & AB + \bar{A}C + BC(A+\bar{A}) \\ & AB + \bar{A}C + ABC + \bar{A}B C \\ & AB(1+C) + \bar{A}C(1+B) \\ &= \cancel{AB + AC} AB(1) + \bar{A}C(1) \\ &= AB + \bar{A}C \end{aligned}$$

$$4) (A+B)(\bar{A}+C)(B+C)$$

By duality This is ~~equals~~ the dual of Problem 3

$$\begin{aligned} \text{dual of } AB + \bar{A}C & \text{ is } (A+B)(\bar{A}+C) \\ \text{so } (A+B)(\bar{A}+C)(B+C) &= (A+B)(\bar{A}+C) \end{aligned}$$

Q3) : Solution

$$\begin{aligned} & \cancel{A}(\cancel{A+B}) A + \bar{A}B \\ &= (A + \bar{A})(A+B) \\ &= 1(A+B) = \underline{A+B} \end{aligned}$$




Figure 1: A circuit consisting of a “mystery component” with an AND gate.

Table 2: Partially Completed Truth Table for the circuit in Figure 1

MICK	KEITH	CHARLIE	BILL	RON	STONES
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0		
0	0	1	1		
0	1	0	0	0	
0	1	0	1	0	
0	1	1	0	1	
0	1	1	1	1	
1	0	0	0		
1	0	0	1		
1	0	1	0		
1	0	1	1		
1	1	0	0	1	0
1	1	0	1	1	1
1	1	1	0		
1	1	1	1		

