
Defining x86-64 Semantics in K

Sandeep Dasgupta
University of Illinois Urbana Champaign
May 23, 2018

Some minor details on nomenclature



addq %src, %dest

movq -8 (%rax, %rbx, 2), %rcx \equiv %rcx \leftarrow *(-8 + %rax+%rbx*2)

Generic instruction addq_r64_r64

Concrete instance of above addq %rax, %rbx


Last presentation: Recap

• Porting stratified register instructions to K rule.




- Supporting the unstratified register instructions.
- Generalizing to Immediate & Memory.

Instruction Status




Register Support Status




^{*} stoked: Provided by stoke project. Manually written.


^{*} not- stoked: Not provided by stoke project


Recap: Stratified Synthesis




Instruction pool with Known Semantics










Register Support Status: not-stoked



Extend Stratification

- Issue:
 - Search process is manually assisted.
 - Need insight about instruction semantics.

neadonis the ocuronopace.

• <u>Example</u>

mm

- vmovups_xmm_xmm
- vmaxps_xmm_xmm_x mm
- Example2, Example3

Extending Stratification: Strategy


TŦC


51 base instructions11 pseudo instructions

Agree on T


Instruction pool with Known Semantics

Instruction contents on T + C








Register Support Status

















vpshuflw_xmm_xmm_imm8

```
vpshuflw_xmm_xmm_0 → smt_0
vpshuflw_xmm_xmm_1 → smt_1
...
vpshuflw_xmm_xmm_255 → smt_255
```

```
3 smt_g:
!(smt_0 == smt_g(0)) is unsat
!(smt_1 == smt_g(1)) is unsat
...
!(smt_255 == smt_g(255)) is unsat
```

** smt_g(I) is the SMT formula obtained by concretizing the symbolic inputs to I



vpshuflw_xmm_xmm_imm8

vpshuflw_xmm_xmm_0 → smt_0
vpshuflw_xmm_xmm_3 → smt_1
...

vpshuflw_xmm_xmm_254 → smt_255

∃ smt_g:


!(smt_0 == smt_g(0)) is unsat !(smt_3 == smt_g(3)) is unsat !(smt_254 == smt_g(254)) is unsat

and


$$TEST(smt_g(1) == TS)$$


 $TEST(smt_g(2) == TS)$


$$TEST(smt_g(255) == TS)$$



Test with **TS**







Generalization from to Memory not always correct

movsd %ymm2, %ymm1

Strata Register Variant

%ymm1: %ymm1[255:128] • (%ymm1[127:64] • %ymm2[63:0])

movsd (%ymm2), %ymm1

Expected Memory Variant from generalization %ymm1: %ymm1[255:128] • (%ymm1[127:64] • memory read val)

movsd (%ymm2), %ymm1

Correct Memory Variant (from Stoke)

%ymm1: %ymm1[255:128] • (0x0₆₄• memory_read_val)

Problem with testing

vaddpd %xmm3, %xmm2, %xmm1


%ymm1 : 0x0₆₄ o (0x0₆₄ o (add_double(%ymm2[127:64], %ymm3[127:64]) o add_double(%ymm2[63:0], %ymm3[63:0])))


Porting Strata formula to K rule

movsd %xmm2, %xmm1


Strata K Formula: movsd %xmm2, %xmm1

```
%ymm1: concatenateMint(extractMint(%ymm1, 0, 128), concatenateMint(extractMint(%ymm1,
                   128, 192), extractMInt(%ymm2, 192, 256)))
Generalized K Rule: movsd X2, X1
rule
 <k> execinstr (movsd R1:Xmm, R2:Xmm, .Operands) => . ...</k>
  <regstate>
   RSMap:Map => updateMap(RSMap,
     convToRegKeys(R2) | -> concatenateMInt(extractMInt(getParentValue(R2, RSMap), 0, 192),
extractMInt(getParentValue(R1, RSMap), 192, 256)))
  </regstate>
```





\$ krun prog.s "A" "B"




\$ krun prog.s "A" "B"

popq %rbp


pushq %rbp movq %rsp, %rbp movq 0x01020304, -8(%rbp) movb (%rsi), %rax movb (%rax), %bl addw -6(%rbp), %bx

%rdi: 2 %rsi: 200




%rdi: 2

%rsi: 200



%rdi: 2


%rsi: 200



%rdi: 2

%rsi: 200

%rax: 216




%rdi: 2

%rsi: 200


%rax: 216

%rbx: 65



%rdi: 2
%rsi: 200
%rax: 200
%rbx: 216
%rbx: 65 +
0x01020304[31:24]

0x01020304[23:16]




%rdi: 2

%rsi: 200

%rax: 200

%rbx: 216

%rbx: 65 + 0x0102




%rdi: 2


%rsi: 200


%rax: 200

%rbx: 216

%rbx: 65 + 0x0102








%rdi: 2


%rsi: 200

%rax: 200

%rbx: 216

%rbx: 65 + 0x0102





Memory & Control flow Semantics: Demo

Going forward

- Testing
 - Testing on Practical programs Vs Coverage
 - Testing individual instructions: More coverage
 - Testing a test suite: More practical
- Applications
 - Translation validation of instruction semantics used by McSema.