In Class Assignment #1 (9/18)

- Design a 4-bit ripple carry counter and a stimulus
 - Please see the textbook
 - Submit a zip file (DD01_StudentID.zip) that includes Verilog source and screen capture for the result to LMS
- Please use AMD/Xilinx Vivado or an online Verilog compiler
 - https://www.tutorialspoint.com/compile_verilog_online.php

- https://www.jdoodle.com/execute-verilog-online/
- https://coderpad.io/languages/verilog/
- Please everybody completes the installation of Xilinx Vivado

In Class Assignment #2 (9/18)

Design a D-latch based on a NAND-based SR latch

- Please see the SR latch implementation at the textbook
- Module name: D_latch, Input: D, En, Output: Q, Qbar
- Stimulus name: Top, Please use named mapping to instantiate D_latch and apply the following waveform to the latch
- Submit DD02_StudentID.zip that includes source and screen capture to LMS

