Introduction

In this demo we will demonstrate that the specification vs verification package can handle running of multiple testcases as separate simulator runs. The output from each of the simulation runs will be stored to individual files, and the run_spec_vs_verif.py script will combine the output from all the test runs when evaluating the requirements.

Background Information

This example of the Specification vs Verification concept is slightly more advanced than the example located in the basic_usage folder. This example will demonstrate the multiple output files and subrequirements feature of the Specification vs Verification concept. Similar to the basic_usage example, the testbench is based on a simplified version of the testbench available in the bitvis_uart example. The UART DUT is located under <code>bitvis_uart/src/</code>.

For this example, the following requirements are used as requirements from the "customer".

Requirement	Description		
FPGA_SPEC_1	The default register values of the module shall be as follows:		
	- RX_DATA: 0x00		
	- TX_READY: 0x01		
	- RX_DATA_VALID: 0x00		
FPGA_SPEC_2	Data written to the TX_DATA register shall be transmitted by the UART TX interface		
FPGA_SPEC_3	Data received by the UART RX interface shall be made available in the RX_DATA		
	register, accessible over SPI		
FPGA_SPEC_4	The module shall handle simultaneous operation of UART transmit and receive.		

The first requirement, FPGA_SPEC_1, is broader than it should be. As it is now, it contains three individual, testable requirements. In order to get the desired configuration where one requirement is tested by one testcase, we divide the requirement into three sub-requirements:

```
FPGA_SPEC_1.a – The default register value of RX_DATA shall be 0x00
FPGA_SPEC_1.b – The default register value of TX_READY shall be 0x01
FPGA_SPEC_1.c – The default register value of RX_DATA_VALID shall be 0x00
```

In addition, the customer follows a strict development procedure where all testcases must be defined before implementation, and it must be demonstrated that all requirements will be covered by the verification. In these cases, it is common to create a testcase to requirement mapping. For this example, the testcase to requirement mapping can be seen in the table below.

Testcase	Verifies	Description
	Requirement	
TC_DUT_DEFAULTS_0	FPGA_SPEC_1.a	The default register value of RX_DATA shall be 0x00.
TC_DUT_DEFAULTS_1	FPGA_SPEC_1.b	The default register value of TX_READY shall be 0x01.
TC_DUT_DEFAULTS_2	FPGA_SPEC_1.c	The default register value of RX_DATA_VALID shall be 0x00.
TC_UART_TX	FPGA_SPEC_2	Data written to the TX_DATA register shall be transmitted by the UART TX interface.
TC_UART_RX	FPGA_SPEC_3	Data received by the UART RX interface shall be made available in the RX_DATA register, accessible over SPI.
TC_UART_SIMULTANEOUS	FPGA_SPEC_4	The module shall handle simultaneous operation of UART transmit and receive.

The information in this table is added to the req_to_test_map.csv file.

Running the demo

The demo can be run by running the python script run_advanced_demo.py from the script/ directory:

>>python run advanced demo.py

Or from the sim/ directory:

>>python ../script/run advanced demo.py

Note that Python 3.x is required to run this demo-script. The script will compile all the VHDL sources and execute each testcase as a separate run in the simulator. Since some simulators are locked to a fixed number of licenses, the simulations will not be started in parallel. However, this could be efficient if there are multiple available simulation licenses.

Once all the VHDL testcases have completed, the <code>run_advanced_demo.py</code> script will call the <code>run_spec_vs_verif.py</code> script automatically. The input to the script is read from the file <code>/demo/advanced_usage/resultlistfile.txt</code>. The script will parse the output files from the VHDL simulations, now located under:

- /sim/advanced_demo_req_output_file_TCO.csv
- /sim/advanced_demo_req_output_file_TC1.csv
- /sim/advanced_demo_req_output_file_TC2.csv
- /sim/advanced_demo_req_output_file_TC3.csv

The script will also read the requirement to sub-requirement configuration that is located in the CSV file /demo/advanced_usage/req_to_sub_req_map.csv, and the requirement to testcase map that is located in the CSV file /demo/advanced_usage/req_to_test_map.csv.

After reading all the input files, the script will go through the data and evaluate each requirement as compliant or non-compliant. The results of this evaluation is written to the output file, which is stored under <code>/sim/advanced_usage_requirement_results.csv</code>.