# Introduction

# In this demo we will demonstrate the simplest usage of the specification vs verification package. This usage is not intended for projects where strict requirement to testcase mapping is required, but it can still be a helpful tool for keeping track of requirements. For more advanced features of the specification vs verification package, please see the advanced\_usage demo or the QuickRef.

# Background Information

This basic example of the Requirement vs Specification concept will demonstrate how the functionality can be used to keep track of the requirements in a simple UART testbench. The testbench is based on a simplified version of the testbench available in the bitvis\_uart example. The UART DUT is located under *bitvis\_uart/src/*.

For this example, the following requirements are used as requirements from the “customer”.

|  |  |
| --- | --- |
| **Requirement** | **Description** |
| FPGA\_SPEC\_1 | The default of the module shall be as follows:   * RX\_DATA: 0x00 * TX\_READY: 0x01 * RX\_DATA\_VALID: 0x00 |
| FPGA\_SPEC\_2 | Data written to the TX\_DATA register shall be transmitted by the UART TX interface |
| FPGA\_SPEC\_3 | Data received by the UART RX interface shall be made available in the RX\_DATA register, accessible over SPI |
| FPGA\_SPEC\_4 | The module shall handle simultaneous operation of UART transmit and receive. |

The information in this table is added to the req\_to\_test\_map.csv file.

# Running the demo

The demo can be run by running the python script *run\_basic\_demo.py* from the script/ directory:

>>python run\_basic\_demo.py

Or from the sim/ directory:

>>python ../script/run\_basic\_demo.py

Note that Python 3.x is required to run this demo-script. The script will compile all the VHDL sources and execute the testcases in the simulator. In this demo all testcases are executed in a single test run.

Once the VHDL testcases have completed, the *run\_basic\_demo.py* script will call the *run\_spec\_vs\_verif.py* script automatically*.* The script will be called as follows:

>>python run\_spec\_vs\_verif.py --requirements ../demo/basic\_usage/req\_to\_test\_map.csv

--resultfile ../sim/basic\_demo\_req\_output\_file.csv

--output ../sim/basic\_usage\_requirement\_results.csv

After reading all the input files, the script will go through the data and evaluate each requirement as compliant or non-compliant. The results of this evaluation are written to the output file, which is stored under /*sim/basic\_usage\_requirement\_results.csv*.