Name: Rasha Mansour

ID:1210773

8.7 Post Lab

1-4-bit-adder

```
four_bit_adder.v
                             Compilation Report - Flow Summ... | 🍪 four_bit_and_array.v
             module four bit adder (
         2
                 input [3:0] x,
                 input [3:0] y,
         3
         4
                 input c_in,
         5
                 output c out,
\overrightarrow{\{\,\}}
                 output [3:0] sum
         6
         7
               );
         8
         9
                 wire [3:0] carry;
        10
        11
                 assign {carry[3], sum[3:0]} = x + y + c_in;
        12
        13
        14
                 assign c out = carry[3];
        15
        16
               endmodule
0
        17
```

2-4-bit-and-array:

```
Compilation Report - Flow Summ... | 🍪 four_b
four_bit_adder.v
            module four_bit_and_array(
        2
                  input [3:0] a,
                  input [3:0] b,
        4
                  output [3:0] c);
{}
        6
             assign c[0] = a[0] & b[0];
        7
             assign c[l] = a[l] & b[l];
•
              assign c[2] = a[2] & b[2];
        8
        9
             assign c[3] = a[3] & b[3];
       10
       11
             endmodule
```

3-4-bit-or array:

```
Compilation Report - Flow Summ...
 🎨 four_bit_adder.v
         1
              module four bit or array(
                    input [3:0] a,
         2
44
         3
                    input [3:0] b,
         4
                    output [3:0] c
         5
               );
\overrightarrow{\{\}}
         6
         7
               assign c[0] = a[0] | b[0];
         8
               assign c[1] = a[1] | b[1];
         9
               assign c[2] = a[2] | b[2];
        10
               assign c[3] = a[3] | b[3];
        11
        12
               endmodule
        13
```

4-quad-mux2x1:

```
∳ four_bit_adder.v

                           Compilation Report - Flow Summ...
                                                                                    four_bit_or_array.v
                                                                                                                 🏻 🥹 quad_mux_2x
             module quad mux 2x1 (
input [3:0] m,
input [3:0] i,
ďΦ
         3
         4
                   input b,
Ĉ,
         5
                   output [3:0] result
\overrightarrow{\{\,\}}
         6
ŧ
               assign result = (b & m[0] & i[0]) | (b & m[1] & i[1]) | (~b & m[2] & i[2]) | (~b & m[3] & i[3]);
肆
∕♠
        10
               endmodule
```

The circuit:

