Partiel S4 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (4 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Exercice 2 (3 points)

Remplir le tableau présent sur le <u>document réponse</u>. Vous devez trouver le nombre manquant (sous sa forme hexadécimale) en fonction de la taille de l'opération et de la valeur des *flags* après l'opération. <u>Si</u> <u>plusieurs solutions sont possibles, vous retiendrez uniquement la plus petite</u>.

Exercice 3 (4 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le document réponse.

```
Main
            move.l #$48f5,d7
            moveq.l #1,d1
next1
            cmpi.b #1,d7
            blt
                    next2
            moveq.l #2,d1
            clr.l
next2
            move.l #$4444444,d0
            addq.l #1,d2
loop2
            sub.w
                    #2,d0
                    loop2
            bne
next3
            clr.l
            move.b #$54,d0
            addq.l #1,d3
loop3
                    d0,loop3
                                  : DBRA = DBF
            dbra
            move.l #$1234,d4
next4
                    #4,d4
            rol.w
                    #8,d4
            ror.l
            rol.b
```

Partiel S4 – Corrigé

Exercice 4 (9 points)

Toutes les questions de cet exercice sont indépendantes. À l'exception des registres utilisés pour renvoyer une valeur de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de vos sous-programmes. Une chaîne de caractères se termine toujours par un caractère nul (la valeur 0).

Attention! Tous les sous-programmes sont limités à 10 lignes d'instructions au maximum.

 Réalisez le sous-programme next_42 qui renvoie l'adresse où se trouve la prochaine occurrence « 42 » dans une chaîne de caractères.

Entrée : **A0.L** pointe sur une chaîne de caractères.

Sortie : A0.L pointe sur la prochaine occurrence « 42 » dans la chaîne de caractères

(il pointe sur le caractère « 4 »). Si aucune occurrence n'est trouvée, il contient la valeur 0.

2. À l'aide du sous-programme next_42, réalisez le sous-programme replace_42_by_char qui remplace toutes les occurrences « 42 » d'une chaîne de caractères par un nouveau nombre à deux chiffres. Le nouveau nombre est passé en paramètre sous la forme de codes ASCII. La chaîne est modifiée directement en mémoire.

Entrées : **A0.L** pointe sur une chaîne de caractères.

D1.B contient le code ASCII du chiffre des unités du nouveau nombre.

D2.B contient le code ASCII du chiffre des dizaines du nouveau nombre.

3. À l'aide du sous-programme replace_42_by_char, réalisez le sous-programme replace_42_by_int qui remplace toutes les occurrences « 42 » d'une chaîne de caractères par un nouveau nombre à deux chiffres. Le nouveau nombre est passé en paramètre sous la forme d'un entier. La chaîne est modifiée directement en mémoire. Pour rappel, le code ASCII du caractère « 0 » est égal à \$30.

Entrées : **A0.L** pointe sur une chaîne de caractères.

D0.L contient le nouveau nombre (nombre entier compris entre 0 et 99).

Par exemple:

```
Main
                     lea.l
                              String1,a0
                             #'7',d2
#'5',d1
                     move.b
                                  ,d1
                     move.b
                              replace_42_by_char
                     jsr
                     lea.l
                              String2,a0
                     move.l #75.d0
                              replace_42_by_int
                     jsr
                     illegal
                     dc.b
                               "Two occurrences: 42 and 42",0
String1
                               "Two occurrences: 42 and 42".0
String2
                     dc.b
```

Après l'exécution de ce programme, les deux chaînes (String1 et String2) contiendront :

Partiel S4 – Corrigé 2/6

[&]quot;Two occurrences: 75 and 75"

| Oocode | | K Quic | CCR | | | | | | | | | | | m/EAS placemen | | Operation | t © 2004-2007 By: Chuck Kelly Description |
|-------------------|-----------------|------------------------|-------|----------------|----------------|-------|-----------------|--------|------------------|------------------------|--------|-------|--------|-----------------------|-----|--|--|
| rbcoge | BWL | | XNZVC | Dn | | | Addres (An)+ | -(An) | (i,An) | d=destina (i,An,Rn) | abs.W | | | placemen (i,PC,Rn) | | uperation | vescription |
| nen | - | s,d | *U*U* | 100 | An | (AII) | 0.000001 | -(AII) | Life Description | (I,AII,KII) | 805.11 | 80S.L | (1,11) | (I,FG,KH) | - | D D V > D. | ALLED VI. II. |
| ABCD | В | Dy,Dx | -0-0- | 8 | - | - | * | | - | - | - | | | - | * | $Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ | Add BCD source and eXtend bit to destination. BCD result |
| nn 4 | DWI | -(Ay)(Ax) | **** | - | - | - | 153 | 6 | - | -5 | , ħ | | (17.0 | | - 4 | $\begin{array}{c} -(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10} \\ s + Dn \rightarrow Dn \end{array}$ | 1 (100) CONTRACTOR OF THE CON |
| ADD 4 | BWL | s,Dn | | 8 | S ,4 | S | S | S | S | S | S | S | S | S | S | TOUR THE SUITERS | Add binary (ADDI or ADDQ is used when |
| ADDA A | 1101 | Dn,d | \$ | 9 | ď⁴ | d | d | d | d | d | d | d | (90) | - | - | Dn + d → d | source is #n. Prevent ADDQ with #n.L) |
| ADDA 4 | WL | s,An | | S | В | S | S | S | S | 2 | S | S | S | S | S | s + An → An | Add address (.W sign-extended to .L) |
| ADDI 4 | BWL | #n,d | **** | d | - | d | d | d | d | d | d | d | 12 | | S | #n + d → d | Add immediate to destination |
| ADDQ 4 | BWL | #n,d | **** | d | d | d | d | d | d | d | d | d | (190 | - | 2 | #n + d → d | Add quick immediate (#n range: 1 to 8) |
| ADDX | BWL | Dy,Dx | **** | 8 | 77 | 17 | 300 | 125 | 51 | 17 | 2 | 15 | 107.5 | - 10 | - | $Dy + Dx + X \rightarrow Dx$ | Add source and eXtend bit to destination |
| | | -(Ay),-(Ax) | | - | 20 | 32 | ** | 9 | 23 | 1911 | 2 | 32 | 040 | 12 | 2 | $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ | |
| AND 4 | BWL | s,Dn | -**00 | 8 | - | 2 | 2 | S | S | S | S | S | S | 2 | S4 | s AND On → On | Logical AND source to destination |
| | | Dn,d | | 8 | - | d | d | d | d | d | d | d | - | - | 2 | Dn AND d \rightarrow d | (ANDI is used when source is #n) |
| ANDI 4 | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | 141 | - | 2 | #n AND d → d | Logical AND immediate to destination |
| ANDI 4 | В | #n,CCR | | | * | (# | | . 3 | | 395 | * | 18 | (#) | | S | #n AND CCR → CCR | Logical AND immediate to CCR |
| ANDI 4 | W | #n,SR | ===== | - | - | - | - | | | 5 | | - | | - | s | #n AND SR → SR | Logical AND immediate to SR (Privileged) |
| ASL | BWL | Dx,Dy | **** | 9 | - | - | 743 | 12 | 2 | | 2 | 12 | 848 | 2 | - | X | Arithmetic shift Dy by Dx bits left/right |
| ASR | 37511007 | #n,Dy | | d | - | - | - | 39 | - | 1,415 | - 50 | - | S(#1) | | S | | Arithmetic shift Dy #n bits L/R (#n: 1 to 8 |
| | W | d | | - | 2 | d | d | d | d | d | d | d | 1027 | 2 | 2 | T X | Arithmetic shift ds I bit left/right (.W only |
| Всс | BW ³ | address ² | | - | - | - | | - | - | - | | - | | - | | if cc true then | Branch conditionally (cc table on back) |
| 500 | | 5501505 | | | | | | | | | | | | | | address → PC | (8 or 16-bit ± offset to address) |
| BCHG | BL | Dn,d | * | e | - | d | d | d | d | d | d | d | 127 | - | - | NOT(bit number of d) → Z | Set Z with state of specified bit in d then |
| DUITO | D .L | #n,d | | ď | _ | ď | ď | ď | ď | ď | ď | ď | - | - | s | NOT(bit n of d) \rightarrow bit n of d | invert the bit in d |
| BCLR | BL | Dn,d | * | e ¹ | + | d | d | d | d | d | d | d | - | - | - | NDT(bit number of d) \rightarrow Z | Set Z with state of specified bit in d then |
| BULK | D L | #n.d | | ď | 2 | d | d | ď | ď | d | ď | d | | - | S | 0 → bit number of d | clear the bit in d |
| BRA | BW3 | address ² | | - | | u | - | - | - | - | - | - | 200 | - | - | address → PC | Branch always (8 or 16-bit ± offset to add |
| BSET | B L | Dn.d | * | e ¹ | - | d | d | d | d | d | d | d | | - | - | NOT(bit n of d) \rightarrow Z | Set Z with state of specified bit in d then |
| DOEI | D L | #n,d | | ď | | d | d | d | d | d | d | d | | | S | Nu (oit n of a) → 2 | set the bit in d |
| nen | nw3 | | | u - | - | u | u | | - | | | | | | - | | Branch to subroutine (8 or 16-bit ± offset) |
| BSR | BM ₃ | address ² | *_ | | - | - | | | | 2777 | - | - | - | - | • | $PC \rightarrow -(SP)$; address $\rightarrow PC$ | |
| BTST | B L | Dn,d | | 8 | * | d | d | d | d | ď | ď | d | d | d | * | NOT(bit Dn of d) \rightarrow Z | Set Z with state of specified bit in d |
| | | #n,d | | ď | - | d | d | d | d | d | d | d | d | d | S | NOT(bit #n of d) \rightarrow Z | Leave the bit in d unchanged |
| CHK | W | s,Dn | -*000 | 8 | - | S | 2 | S | S | S | S | S | 2 | S | S | if Dn <o dn="" or="">s then TRAP</o> | Compare On with O and upper bound (s) |
| CLR | BWL | d | -0100 | d | - | d | d | d | d | d | d | d | | - | - | 0 → q | Clear destination to zero |
| CMP * | BWL | s,Dn | -*** | 8 | s | S | S | S | S | S | S | S | S | S | S | set CCR with Dn - s | Compare On to source |
| CMPA 4 | WL | s,An | -*** | S | В | S | 2 | S | S | 2 | S | S | 2 | 2 | S | set CCR with An - s | Compare An to source |
| CMPI ⁴ | BWL | #n,d | -*** | d | 5 | d | ď | d | d | d | d | d | 257,0 | 13 | S | set CCR with d - #n | Compare destination to #n |
| CMPM 4 | BWL | (Ay)+,(Ax)+ | -*** | - | - | 12 | 9 | 2 | = | 120 | - | - | 141 | - 12 | - | set CCR with (Ax) - (Ay) | Compare (Ax) to (Ay); Increment Ax and A |
| DBcc | W | Dn,addres ² | | | | | ** | - 10 | 2.0 | 1991 | * | | (90) | | - | if cc false then { Dn-l → Dn | Test condition, decrement and branch |
| | 181 | 7,7 | | | | | | | | | | | | | | if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ } | (IG-bit ± offset to address) |
| DIVS | W | s,Dn | -***0 | 9 | - | S | S | S | S | S | S | S | S | S | S | ±32bit Dn / ±16bit s → ±Dn | On= [16-bit remainder, 16-bit quotient] |
| DIVU | W | s,Dn | -***0 | 8 | - | S | S | S | S | 8 | S | S | S | S | 2 | 32bit On / 16bit s → On | Dn= [16-bit remainder, 16-bit quotient] |
| EOR 4 | BWL | Dn.d | -**00 | 9 | - | d | d | d | d | d | d | d | | - | S | Dn XOR d → d | Logical exclusive OR On to destination |
| EORI 4 | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | | - | S | #n XDR d → d | Logical exclusive OR #n to destination |
| EORI 4 | В | #n,CCR | ===== | - | | | - | | - | - | - | - | | - | S | #n XOR CCR → CCR | Logical exclusive OR #n to CCR |
| EORI 4 | W | #n.SR | | | | | - | - | - | | | | | - | S | #n XDR SR → SR | Logical exclusive OR #n to SR (Privileged) |
| EXG | | Rx,Ry | | - | - | - 5 | | 12 | | | | 1 | 12 | | 9 | 10.00 | Exchange registers (32-bit only) |
| EXT | WL | | -**00 | e d | 8 | - | - | - | | - | | - | 1740 | - | - | register \longleftrightarrow register Dn.B \to Dn.W Dn.W \to Dn.L | |
| | WL | υn | | 0 | - | | | | | | | - | | - | - | | Sign extend (change .B to .W or .W to .L) |
| ILLEGAL | _ | | | - | - | 1 | * | 15 | | - | | 3 | 1 | - | - | $PC \rightarrow -(SSP); SR \rightarrow -(SSP)$ | Generate Illegal Instruction exception |
| JMP | | d | | - | - | d | - | - | d | d | d | d | d | d | 2 | ↑d → PC | Jump to effective address of destination |
| JSR | | d | | - | - | d | - | . * | d | d | d | d | d | d | - | $PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$ | push PC, jump to subroutine at address d |
| LEA | L | s,An | | - | В | S | • | ~ | S | S | S | S | S | S | - | ↑s → An | Load effective address of s to An |
| LINK | | An,#n | | - | 7. | | | 25 | 7.0 | 150 | | | 100 | g . | - | $An \rightarrow -(SP)$; $SP \rightarrow An$; | Create local workspace on stack |
| | | | | | | | | , | | | | | | | | $SP + \#n \rightarrow SP$ | (negative n to allocate space) |
| LSL | BWL | Dx,Dy | ***0* | 9 | - | - | | - | - | | 8 | · · | 10(#3) | - | | X. | Logical shift Dy, Dx bits left/right |
| LSR | 100000 | #n,Dy | | d | - | | | | | | - 2 | | | - | S | C - X | Logical shift Dy, #n bits L/R (#n: 1 to 8) |
| | W | d | | - | - | d | d | d | d | d | Ь | d | - | - | 9 | □→L X | Logical shift d I bit left/right (.W only) |
| MOVE 4 | | s,d | -**00 | 9 | s ⁴ | 6 | е | е | е | 8 | 6 | В | S | S | s4 | s → d | Move data from source to destination |
| MOVE | W | s,CCR | | S | - | S | S | S | S | S | S | S | 2 | S | 2 | s → CCR | Move source to Condition Code Register |
| MOVE | W | s,SR | | S | - | S | S | - | - 100 | 27.00.00 | - | - | S | | | s → SR | Move source to Status Register (Privileged |
| | | SR,d | | _ | - | | | g | 2 | s d | S | S d | | S | S - | | |
| MOVE | W | | | d | - | d | d | _ | d | | d | - 0 | | - | 1 | SR → d | Move Status Register to destination |
| MOVE | L | USP,An | | - | d | - | - | 3 | - | - | 7 | * | - | - | • | USP → An | Move User Stack Pointer to An (Privileged) |
| | | An,USP | | - | S | - | - | 14 | - | - | . * | - | (*) | - | - | An → USP | Move An to User Stack Pointer (Privileged |
| | BWL | b.z | XNZVC | Πn | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | |

| Opcode | Size | Operand | CCR | | ffer | tive. | Addres | S S=S | nurce | d=destina | tion e | =eithe | r i=dis | placemen | it | Operation | Description |
|--------------------|------|--------------|---------------|-----|---------|---------|--------|--------|--------|-----------|--------|--------|---------|------------|----------------|--|--|
| Броопо | BWL | s.d | XNZVC | On | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | Dpot datas | Dubbi ipiloti |
| MOVEA ⁴ | WL | s,An | | S | 9 | S | S | S | S | S | S | S | S | S | S | s → An | Move source to An (MOVE s.An use MOVEA) |
| MOVEM* | WL | Rn-Rn,d | | | - | d | | d | d | d | d | d | - | | - | Registers → d | Move specified registers to/from memory |
| E. STANSON PARTY | | s,Rn-Rn | | * | - | S | S | - | 2 | s | S | s | S | s | - | s → Registers | (.W source is sign-extended to .L for Rn) |
| MOVEP | WL | Dn.(i,An) | | S | - | | 163 | 353 | d | S#5 | 2 | | * | 1000 | - | Dn → (i,An)(i+2,An)(i+4,A. | Move On to/from alternate memory bytes |
| | | (i,An),Dn | | d | - | - | 140 | - | S | | ·2 | - | 2 | 121 | 0 | (i,An) → Dn(i+2,An)(i+4,A. | (Access only even or odd addresses) |
| MOVEQ4 | L | #n,Dn | -**00 | d | - | - | | · ** | | - | - | | | | 2 | #n → Dn | Move sign extended 8-bit #n to Dn |
| MULS | W | s,Dn | -**00 | е | - | S | S | S | 2 | 2 | 2 | S | S | S | S | ±16bit s * ±16bit Dn → ±Dn | Multiply signed 16-bit; result: signed 32-bit |
| MULU | W | s,Dn | -**00 | е | - | S | S | S | S | S | S | S | S | S | S | 16bit s * 16bit Dn → On | Multiply unsig'd 16-bit; result: unsig'd 32-bit |
| NBCD | В | d | *U*U* | d | - | d | d | d | d | d | d | d | - | 190 | - | 0 - d ₁₀ - X → d | Negate BCD with eXtend, BCD result |
| NEG | BWL | d | **** | d | - | d | d | d | d | d | d | р | | (*) | - | 0-d → d | Negate destination (2's complement) |
| NEGX | BWL | d | **** | d | - | d | ď | d | d | d | d | d | 3 | - | - | O - d - X → d | Negate destination with eXtend |
| NOP | | | | 1 | - | • | | | * | - | - | | 14 | * | - | None | No operation occurs |
| NOT | BWL | d | -**00 | d | - | d | d | d | d | d | d | d | | 1000 | - | NOT(d) → d | Logical NOT destination (I's complement) |
| OR 4 | BWL | 10.400 000 | -**00 | В | 7. | S | S | S | S | S | S | S | S | S | s* | s OR On → On | Logical OR |
| | | Dn,d | | Е | - | d | d | d | d | d | d | d | 2 | 1920 | - | On OR d \rightarrow d | (ORI is used when source is #n) |
| ORI 4 | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | 7. | 8.00 | S | #n DR d → d | Logical OR #n to destination |
| ORI 4 | В | #n,CCR | ===== | 7 | - | - | | • | - | 0.5 | - | - | - | .5 | s | #n OR CCR → CCR | Logical OR #n to CCR |
| ORI 4 | W | #n,SR | | - | - | - | 120 | 548 | - | - | - | - | 2 | 828 | S | #n DR SR → SR | Logical DR #n to SR (Privileged) |
| PEA | L | 2 | | - | - | S | - | | 2 | 2 | 2 | 2 | 2 | S | - | $\uparrow_S \rightarrow -(SP)$ | Push effective address of s onto stack |
| RESET | | | | 7 | - | 35 | 100 | 325 | : | 1572 | ङ | 323 | 7. | 878 | 17. | Assert RESET Line | Issue a hardware RESET (Privileged) |
| ROL | BWL | Dx,Dy | -**0* | 8 | - | - | - | - | - | - | - | - | 2 | - | - | C | Rotate Dy, Dx bits left/right (without X) |
| ROR | | #n,Dy | | d | - | | 100 | 7 | ~ | - | 19 | | * | - | S | | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| - | W | d | | - | - | d | d | d | d | d | d | d | 5 | - | - | | Rotate d I-bit left/right (.W only) |
| ROXL | BWL | Dx,Dy | ***0* | 9 | - | • | | 843 | - | - | - | - | * | 10-1 | - | C - X | Rotate Dy, Dx bits L/R, X used then updated |
| ROXR | 141 | #n,Dy | | d | - | 7 | - | 7 | 7 | - | ī | 7 | 3 | 15 | S | X 📥 C | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| DTC | W | d | | - | - | d | ď | d | d | ď | d | d | - | - | | | Rotate destination 1-bit left/right (.W only) |
| RTE | | | | * | * | * | - | (#) | = | - | | | * | - | - | $(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$ | Return from exception (Privileged) |
| RTR | | 9 | | * | - | <u></u> | | 150 | | | | | | 873 | | $(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$ | Return from subroutine and restore CCR |
| RTS | n | 0.0 | *U*U* | - | - | - | 1- | 720 | - | - | - | - | - | | - | 29 ← +(92) | Return from subroutine |
| SBCD | В | Dy,Dx | -0-0- | 8 | - | | * | * | - | | - | | * | - | - | $Dx_{i0} - Dy_{i0} - X \rightarrow Dx_{i0}$ | Subtract BCD source and eXtend bit from |
| 0 | n | -(Ay),-(Ax) | | - | - | - | - | В | - | ф | - 1 | - Н | | 85 | | -(Ax) ₁₀ (Ay) ₁₀ - X → -(Ax) ₁₀ | destination, BCD result |
| Scc | В | d | | d | - | d | d | d | d | đ | d | d | - | - | - | If cc is true then I's → d | If cc true then d.B = 111111111 |
| OTOD | | 4 | | | | | | | | | | | | | _ | else D's → d | else d.B = 00000000 |
| STOP SUR 4 | BWL | #n | **** | - | - | | - 70 | - | - | 1 3% | | - | 2 | 100 | S | #n → SR; STOP | Move #n to SR, stop processor (Privileged) |
| 208 | DWL | s,Dn Dn.d | | 9 | s ď4 | g | s d | g S | s d | s d | s d | s d | 2 | S - | s ⁴ | Dn - s → Dn d - Dn → d | Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBQ with #n.L) |
| SUBA 4 | WL | s,An | | E | 0 | | 0 | 0 | - 2 | S | | | | | s | a - un → a An - s → An | Subtract address (.W sign-extended to .L) |
| SUBI 4 | BWL | #n.d | **** | d | - B | s d | q s | q s | s d | d | s d | s d | 2 | S - | S | d - #n → d | Subtract address (.w sign-extended to .c) |
| SUBQ 4 | BWL | #n,a #n,d | **** | d | d | d | d | d | d | d | d | d | - | - | S | d - #n → d | Subtract minediate from destination Subtract quick immediate (#n range: 1 to 8) |
| ZUBX | BWL | Dy,Dx | **** | 9 | u | - | - | - | - | - | - | - | - | - | 2 | Dx - Dy - X → Dx | Subtract quick immediate (#n range: i to o) |
| auda | DML | -(Ay),-(Ax) | 2000/00/00/00 | В. | 3 | | | В | | | - | | - | | - | $-(Ax)(Ay) - X \rightarrow -(Ax)$ | destination |
| SWAP | W | Dn | -**00 | d | - | - | | - | - | | - | | - | - | | bits[31:16] ← → bits[15:0] | Exchange the 16-bit halves of On |
| TAS | В | d | -**00 | d | | d | d | d | d | d | d | d | - | - | | test d→CCR: 1 →bit7 of d | N and Z set to reflect d, bit7 of d set to 1 |
| TRAP | В | #n | | u | - | u - | - | - | - | - | - | - | - | - | S | PC→-(SSP):SR→-(SSP): | Push PC and SR, PC set by vector table #n |
| IIKAP | | #11 | | (T) | • | • | 4.5 | 323 | 8 | | 8 | | - | | 2 | (vector table entry) \rightarrow PC | (#n range: 0 to 15) |
| TRAPV | | | | | | - | - | 200 | - | _ | - | | - | - | - | If V then TRAP #7 | If overflow, execute an Overflow TRAP |
| TST | BWL | Ч | -**00 | d | - | d | d | d | - d | d | d | d | | - | | test d → CCR | N and Z set to reflect destination |
| UNLK | DIVL | An | | 0 | d | - | - | 0 | - | 0 | - | - | | | - | An → SP: (SP)+ → An | Remove local workspace from stack |
| UNLK | BWL | an s.d | | | | | (An)+ | -(An) | | (i,An,Rn) | | | (i,PC) | | tte | All → 9L; (9L)+ → VU | Kelliuve lucal workspace from stack |
| | DWL | 5,0 | MATA | uti | AII | (AII) | (AII)+ | -(AII) | (LAII) | (na,na,r) | dD2.II | dUS.L | (I,PL) | (I,PL,KII) | #11 | | 1 |

| Condition Tests (+ OR, ! NOT, XOR; " Unsigned, " Alternate cc) | | | | | | | |
|---|----------------|------------|-----|------------------|-----------------------|--|--|
| CC | Condition | Test | CC | Condition | Test | | |
| T | true | 1 | VC. | overflow clear | !V | | |
| F | false | 0 | VS | averflow set | Y | | |
| HI ^u | higher than | !(C + Z) | PL | plus | !N | | |
| LS ^u | lower or same | C + Z | MI | minus | N | | |
| HS", CCª | higher or same | !C | GE | greater or equal | !(N ⊕ V) | | |
| LO", CS" | lower than | C | LT | less than | (N ⊕ V) | | |
| NE | not equal | ! Z | GT | greater than | $![(N \oplus V) + Z]$ | | |
| EQ | equal | Z | LE | less or equal | (N ⊕ V) + Z | | |

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Assembler calculates offset
- Long only; all others are byte only
- SSP Supervisor Stack Pointer (32-bit) USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend
 - * set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

| Nom : |
|-------|
|-------|

DOCUMENT RÉPONSE À RENDRE

Exercice 1

| Instruction | Mémoire | Registre |
|-----------------------------|---|------------------------------------|
| Exemple | \$005000 54 AF 00 40 E7 21 48 C0 | A0 = \$00005004 A1 = \$0000500C |
| Exemple | \$005008 C9 10 11 C8 D4 36 FF 88 | Aucun changement |
| MOVE.W -(A2),-(A2) | \$005008 C9 10 11 C8 1F 88 1F 88 | A2 = \$0000500C |
| MOVE.L #510,40(A0,D0.L) | \$005008 C9 10 00 00 01 FE 1F 88 | Aucun changement |
| MOVE.W 4(A1),(A1) | \$005008 D4 36 11 C8 D4 36 1F 88 | Aucun changement |
| MOVE.B 7(A2),-\$6F(A2,D2.W) | \$005008 C9 10 11 49 D4 36 1F 88 | Aucun changement |

Exercice 2

| Opération | Taille (bits) | Nombre manquant (hexadécimal) | N | Z | V | С |
|------------|------------------|----------------------------------|---|---|---|---|
| \$7F + \$? | 8 | \$01 | 1 | 0 | 1 | 0 |
| \$7F + \$? | 16 | \$7F81 | 1 | 0 | 1 | 0 |
| \$7F + \$? | 32 | \$8000000 | 1 | 0 | 0 | 0 |

Exercice 3

| Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits. | | | | | | |
|---|------------------------|--|--|--|--|--|
| D1 = \$00000001 | D3 = \$00000055 | | | | | |
| D2 = \$00002222 | D4 = \$41000032 | | | | | |

Exercice 4

```
next_42
                     tst.b
                              (a0)
                              \no_42
                     beq
                     cmp.b
                              #'4',(a0)+
                              next_42
                     bne
                              #'2',(a0)
next_42
                     cmp.b
                     bne
                     subq.l #1,a0
\no_42
                     movea.l #0,a0
                     rts
```

```
replace_42_by_int movem.l d0-d2,-(a7)

divu.w #10,d0
addi.l #$00300030,d0

move.b d0,d2
swap d0
move.b d0,d1
jsr replace_42_by_char

movem.l (a7)+,d0-d2
rts
```