Contrôle S3 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000

D1 = \$10000002 A1 = \$00005008 D2 = \$0000FFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

Exercice 3 (3 points)

Réalisez le sous-programme **SpaceCount** qui renvoie le nombre d'espaces dans une chaîne de caractères. Une chaîne de caractères se termine par un caractère nul. À l'exception des registres de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de ce sous-programme.

<u>Entrée</u> : **A0.L** pointe sur le premier caractère d'une chaîne de caractères.

Sortie : **D0.L** renvoie le nombre d'espaces de la chaîne.

Exercice 4 (2 points)

Répondez aux questions sur le document réponse.

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
           move.l #$6789,d7
           moveq.l #1,d1
next1
            tst.b d7
            bpl
                   next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
            cmpi.b #$15,d7
                next3
            ble
           moveq.l #2,d2
next3
            clr.l
            move.l #$AAAAAAA,d0
loop3
            addq.l #1,d3
            subq.w #1,d0
            bne
                   loop3
next4
            clr.l
            move.l #$AAAA,d0
            addq.l #1,d4
loop4
            dbra
                   d0,loop4
                                 ; DBRA = DBF
next5
           move.l d7,d5
            rol.l
                   #8,d5
            swap
                   d5
next6
           move.l
                   d7,d6
                   #$15,d7
            cmpi.w
            blt
                   next6_1
            ror.w
                   #4,d6
            ror.b
                   #4,d6
            ror.l
next6_1
                   #4,d6
quit
           illegal
```

Der-1	D:	Постольный	ppp		11.		144	out of the second	- 2-10/2-22-1	11.00	Ale-	- 14	- !_ b	-lar-		D	N
)pcode		Operand	CCR	_	_					d=destina				placemen (i,PC,Rn)		Operation	Description
nnn	BWL	s,d	*U*U*	-	An	(An)	(An)+	-(An)	(I,AN)	(i,An,Rn)	abs.W	abs.L	(I,PL)	-	#n		ALLEDO I V. II's s
BCD	В	Dy,Dx -(Ay),-(Ax)	*0*0*	B -	•	2	5	- B	6 3	121	5	•	2	12	-	$Dy_{i0} + Dx_{i0} + X \rightarrow Dx_{i0}$ - $(Ay)_{i0} + -(Ax)_{i0} + X \rightarrow -(Ax)_{i0}$	Add BCO source and eXtend bit to destination, BCO result
DD ⁴	BML	s,Dn	****	8	S	S	2	S	S	S	S	2	8	2	s4	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
6		Dn,d		В	d ⁴	d	d	d	d	d	d	d	#:	6.50	: *	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
DDA 4	WL	s,An		S	8	8	S	S	S	S	S	S	2	S	_	s + An → An	Add address (.W sign-extended to .L)
DDI 4		#n,d	****	d	-	d	d	d	d	d	d	d	1 8	828	8	#n + d → d	Add immediate to destination
DDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d		1940	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
DDX	BWL	Dy,Dx -(Ay),-(Ax)	****	8	20 0 33		-	- B	-	-	2		-	30 7 0	: - ::	$Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and eXtend bit to destination
ND ⁴	BWL	s,Dn	-**00	В	-	S	8	8	8	S	S	S	8	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		В	*	d	d	d	d	d	d	d		(1 5)	*	Dn AND d → d	(ANDI is used when source is #n)
NDI 4	BWL	#n,d	-**00	d		d	d	d	d	d	d	d	-	•	S	#n AND d → d	Logical AND immediate to destination
VDI 4	В	#n,CCR	====	121	-	-	- a	-	-	-	-	-	1 2	-	8	#n AND CCR → CCR	Logical AND immediate to CCR
VDI 4	W	#n,SR	=====		-	-	-	-	-	-				100	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
SL	BWL	Dx,Dy	****	В	3.#33	-	-	-	-	8.58	-	200	-2	3.53		X.	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	_	2	2	2	122	្ន	120	25	941	S		Arithmetic shift Dy #n bits L/R (#n: 1 to
	W	d				d	d	d	d	d	Ь	d		: - :	-	r x x x x x x x x x x x x x x x x x x x	Arithmetic shift ds 1 bit left/right (.W anl
CC	BW ³	address ²				-	-	-	-	-	-	-	-			if cc true then	Branch conditionally (cc table on back)
		444.000														address → PC	(8 or 16-bit ± offset to address)
CHG	B L	Dn,d	*	el	-	d	d	d	d	d	d	d	_	-	_	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	-	#n,d		ď	-	ď	d	ď	ď	ď	ď	d	_	-	S	NDT(bit n of d)→ bit n of d	invert the bit in d
CLR	B L	Dn,d	*	e	_	d	d	d	d	d	d	d	-	1021	-	NDT(bit number of d) → Z	Set Z with state of specified bit in d then
ULIN		#n,d		ď	-	ď	ď	ď	ď	d	q	ď		: (#)	8	D → bit number of d	clear the bit in d
RA	BM ₃	address ²			× = 3	-	191	-	-	-	7			105	1.75	address → PC	Branch always (8 or 16-bit ± offset to ad
SET	BL	Dn,d	*	Б	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) → Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	¥.	24	S	1 → bit n of d	set the bit in d
SR	BW3	address ²		-	100	-	-	-	-	-	-	-	-	10=0	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
IZI	BL	Dn,d	*	el	-	d	d	d	d	д	d	d	d	d		NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	ď	ď	ď	ď	d	d	ď	ď	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
HK	W	s,Dn	-*000	е	-	S	8	S	8	S	S	S	S	S		if Dn <o dn="" or="">s then TRAP</o>	Compare On with D and upper bound (s)
LR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	D → d	Clear destination to zero
MP 4	_	s,Dn	_***		s ⁴	8	2	S	8	S	8	8	S	8	s ⁴	set CCR with Dn - s	Compare On to source
MPA 4	WL	s,An	_****	S	В	S	2	8	S	S	S	S	S	S		set CCR with An - s	Compare An to source
MPI 4		#n,d	_****	d	-	d	d	d	d	d	d	d	-	-			Compare destination to #n
MPM ⁴	BWL	(Ay)+,(Ax)+	_****	u	_	-	В	-	-	-	-	- u	-			set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
Bcc	W	Dn,addres ²		-	-	2	-	2	-	12	-	-	2	(2)	-	if cc false then { $Dn-1 \rightarrow Dn$	Test condition, decrement and branch
																if Dn \Leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
IVS	W	s,Dn	-***0	В		2	S	S	8	S	S	2	2	8	8	±32bit Dn / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient]
IVL	W	s,Dn	-***0	8	-	8	S	S	S	S	S	S	S	S	8	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
JR 4	BMF		-**00	9	-	d	d	d	d	d	d	d	2	82		Dn XOR d → d	Logical exclusive DR Dn to destination
ORI 4	BWL		-**00	d	-	d	d	d	d	d	d	d		(1 00)	8	#n XDR d → d	Logical exclusive DR #n to destination
DRI ⁴	8	#n,CCR	=====	170		-	-	-	-	1.5	-	175	-	8.7	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
ORI ⁴	W	#n,SR		-	-	- 1	18	3	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged
XG	L	Rx,Ry		В	В	-	-	-	-	525	-	228	-	12	141	register ←→ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	+	-	-	0.00						Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
LEGAL				7	:•:	-	-	-	-	270	-	8.0			je:	$PC \rightarrow -(SSP): SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
MP		d		-	-	d	-	-	d	d	d	d	d	d		↑d → PC	Jump to effective address of destination
SR		d		-	-	d	12	-	d	d	d	d	d	d		$PC \rightarrow -(SP)$: $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address of
EA	T	s,An		-	В	S	124	_	8	S	8	S	8	2	-	↑s → An	Load effective address of s to An
INK		An,#n		196	-	-	-	-	-	-	-	-	-			$An \rightarrow -(SP)$; $SP \rightarrow An$;	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
SL	BWL	Dx,Dy	***0*	В	್ತಾ	-	:2	-	2	124	- "	-	2	(94)	-	X TO THE D	Logical shift Dy, Dx bits left/right
SR	/000	#n,Dy		d		-	-	-	-	-	5	•	*	1. 0	8	r→ X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
1903	W	ď		-		d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
DVE 4	BWL	s,d	-**00	В	s ⁴	В	В	В	В	В	В	В	S	8	s4	$s \rightarrow d$	Move data from source to destination
OVE	W	s,CCR		8	-	S	8	S	8	S	S	8	S	8	8	s → CCR	Move source to Condition Code Register
DVE	W	s,SR		S	-	S	S	S	8	S	S	S	8	8	_	s → SR	Move source to Status Register (Privilege
OVE		SR,d		d		d	d	d	d	d	d	d	_	-	-	SR → d	Move Status Register to destination
OVE	1	USP,An			d	-	-	-	-	-	-	-		2/4/3	-	USP → An	Move User Stack Pointer to An (Privilege
312	"	An,USP		22-2	S		-				_			22-2	-	An → USP	Move An to User Stack Pointer (Privilege
												-	- 5	0.00		LMIL Z HOL	LINEAR BUT OF LAST DIGUE COURSE LECTIVISED

Opcode	Size	Operand	CCR	E	ffe	ctive	Addres	s s=s	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		2
MOVEA		s,An		S	В	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MDVE s,An use MDVEA)
MOVEM ⁴		Rn-Rn,d		-		d	12	d	d	d	d	d	-	-		Registers → d	Move specified registers to/from memory
		s,Rn-Rn		· •		8	S	-	8	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-2	2	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d		-	-	-	S	S# 8	-	-	-	-		(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	·#	-	-		+	*		-	8	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	В	-	S	S	8	S	S	8	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	19	-	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	S=7	1.	D - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	18	-	-	D - d - X → d	Negate destination with eXtend
NOP				2	-	-	2	-	-	120	- 2	-	2	322		None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	ф	d		2342	-	NDT(d) → d	Logical NOT destination (1's complement)
DR ⁴		s,Dn	-**00	В	2 M S	S	S	8	8	S	S	S	S	S	s ⁴	s DR Dn → Dn	Logical DR
		Dn,d		В	_	d	d	d	ď	ď	ď	ď	2	(02)	-	Dn DR d → d	(ORI is used when source is #n)
DRI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	р	d	-	-	S	#n DR d → d	Logical DR #n to destination
DRI ⁴	В	#n,CCR		-			-	-	-	-	-	-	-	3.0		#n DR CCR → CCR	Logical DR #n to CCR
DRI ⁴	W	#n,SR				-		-	-	1.50	-		-	0.50	_	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	ī	S		-	-	S		-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET	-				-	-	-	-	-	190	_	-	-			Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	RWI	Dx,Dy	-**0*	В	-	-	-	-	-	7-0	-	-	-		-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		ď	-	-	-	-	_		-	-		_	S	[-	Rotate Dy, #n bits left/right (#n: 1 to 8)
nun.	W	d		-	-	d	d	d	d	d	Ь	d	-	7-1	_		Rotate d I-bit left/right (.W only)
RDXL		Dx,Dy	***0*	В	-	-	-	-	-	-	-	-	-	7-1	(H)	C → X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d			92	2	2	-	2	-	2	-	S	[4]	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d d		-	-	d	d	d	d	d	d	d		100	-	X 🗸	Rotate destination 1-bit left/right (.W only)
RTE				: - :	9.50	-	-	-	-	-	-	-	-	-		$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	-	-	-	-	-		-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS		7		-	-	-	4	-	-	2	-	-	-	- 2	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е		-	-	-	-	-	-	-		-	*	$Dx_{i0} - Dy_{i0} - X \rightarrow Dx_{i0}$	Subtract BCD source and eXtend bit from
	-	-(Ay),-(Ax)				-	-	В	-	-	-		-	-		$-(Ax)_{10}$ $-(Ay)_{10}$ $-(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	ď	-	-	-	If cc is true then f's → d	If cc true then d.B = 11111111
						10.000	1,947,57		1.000			V25-01				else D's → d	else d.B = 00000000
STOP		#n		-	-	-	-	_	-	-	-	-	_	-	2	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	В	S	8	S	8	S	8	S	S	8	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
555	0.,,	Dn,d		8	d ⁴	ď	d	ď	ď	ď	ď	ď		102	_	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		8	8	8	2	8	8	8	8	8	S	S	8	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-			d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	ď	d	d	ď	d	d	-	-	_	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy.Dx	****	6	-	_	_	-	-	-	-		2	1920	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
DUDA	BITE	-(Ay)(Ax)		-	-	_	-	В	-	-	-	-	_		· Ho	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn Dn	-**00	d	-	-	-	-	-	0-0	-		-	0-0		bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of On
ZAT	8	d	-**00	d		d	р	d	В	d	Ь	d	-	-	-	test $d \rightarrow CCR$; $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP	-	#n		-	-	-	-	-	-	-	-	-	-	020	8	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
IAM		<i>n</i> :00													۵	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV		-		-	-	_	_	-	-		-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
ISI	BWL	Ч	-**00	ď	-	d	d	d	d	d	d	d	2	15	-	test d → CCR	N and Z set to reflect destination
UNLK	UIIL	An		- -	d	-	-	u	- u	- u	u -	u		040	-	$An \rightarrow SP$; $(SP)+ \rightarrow An$	Remove local workspace from stack
HITA	BWL	s,d	XNZVC			(100)	(An)+	-(An)				aba I	(: DC)	(i,PC,Rn)	#_	All 7 ur, (ur)+ 7 All	Wellings inner and whore it nill grant

Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc) CC Condition Test cc Condition Test									
CC	Condition	Test	CC	Condition	Test				
T	true	1	AC	overflow clear	!V				
F	false	0	VZ.	overflow set	V				
HI	higher than	!(C + Z)	PL	plus	!N				
r2 _n	lower or same	C+Z	MI	minus	N				
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CSª	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	1Z	GT	greater than	![(N ⊕ V) + Z]				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7)
On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

Source, d DestinationEither source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

↑ Effective address

Long only; all others are byte only

Assembler calculates offset

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)
SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Nom:	Prénom :	Classe:	
I NOIII .	I CHUCH	Ciasse.	

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre		
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C		
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement		
MOVE.L #\$55,(A1)+	\$005008 00 00 05 D4 36 1F 88	A1 = \$0000500C		
MOVE.B \$500D,2(A1)	\$005008 C9 10 36 C8 D4 36 1F 88	Aucun changement		
MOVE.W #\$500D,-(A2)	\$005008 C9 10 11 C8 D4 36 50 0D	A2 = \$0000500E		
MOVE.B 5(A0),-7(A2,D2.W)	\$005008 21 10 11 C8 D4 36 1F 88	Aucun changement		
MOVE.L -4(A1),-5(A1,D0.W)	\$005008 E7 21 48 C0 D4 36 1F 88	Aucun changement		

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$FF + \$02	8	\$01	0	0	0	1
\$00FF + \$0002	16	\$0101	0	0	0	0
\$FFFF + \$FFFF	16	\$FFFE	1	0	0	1
\$FFFFFFF + \$8000000	32	\$7FFFFFF	0	0	1	1

Exercice 3

```
SpaceCount movem.l d1/a0,-(a7)
             clr.l
                     d0
\loop
             move.b (a0)+,d1
                     \quit
             beq
                     #' ',<mark>d1</mark>
\loop
             cmp.b
             bne
             addq.l #1,d0
             bra .
                     \loop
\quit
             movem.l (a7)+,d1/a0
             rts
```

Exercice 4

Question	Réponse
Donnez trois directives d'assemblage.	ORG, DC, EQU
Combien de registres d'état possède le 68000 ?	1 seul
Quelle est la taille du registre CCR ?	8 bits
Quel mode du 68000 a des privilèges limités ?	Le mode utilisateur

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.								
D1 = \$00000002	D3 = \$0000AAAA	D5 = \$89000067						
D2 = \$0000001	D4 = \$0000AAAB	D6 = \$70000968						