Contrôle S3 Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

```
Valeurs initiales: D0 = $FFFF0010 A0 = $00005000 PC = $00006000 D1 = $10000002 A1 = $00005008 D2 = $FFFFFFF A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

Exercice 3 (2 points)

Soit les programmes ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
move.l #$76543210,d1
ror.b #4,d1
rol.l #8,d1
ror.w #4,d1
swap d1
rol.w #4,d1
```

```
move.l #$76543210,d2
swap d2
ror.l #4,d2
swap d2
ror.l #8,d2
ror.w #4,d2
rol.l #8,d2
```

Exercice 4 (3 points)

Répondez aux questions sur le document réponse.

Contrôle S3 1/6

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
           move.l #$ff11ff,d7
           moveq.l #1,d1
next1
           tst.l d7
           bol
                  next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
           tst.b d7
           bmi
                  next3
           moveq.l #2,d2
next3
           clr.l
           move.l #$fffffff,d0
loop3
           addq.l #1,d3
           subq.w #1,d0
           bne
                   loop3
next4
           clr.l
                   d4
           move.w #$100,d0
           addq.l #1,d4
loop4
           dbra
                   d0,loop4
                               ; DBRA = DBF
next5
           moveq.l #1,d5
           cmp.b #$42,d7
           bgt
                  next6
           moveq.l #2,d5
next6
           moveq.l #1,d6
           cmp.b #$42,d7
                   quit
           bls
           moveq.l #2,d6
           illegal
quit
```

Contrôle S3 2/6

Mac	EASy	EASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
BECK Str. Chip	Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2	ource,	d=destina	tion, e	=eithe	r, i=dis	placemen	t	Operation	Description
## ABOD SPUP, ABOD SPUP, ABOD SPUP, ABOD ABO		BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		·
Appl		$\overline{}$		*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dv_{in} + Dx_{in} + X \rightarrow Dx_{in}$	Add BCD source and eXtend bit to
ADO					-	-	-	-	е	-	-	-	-	-	-	-		destination, BCD result
Dnd	ADD ⁴			****	9	S	S	S		S	S	S	S	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
## ADD * * * * * * * * * * * * * * * * * *					1		d	1		1	1	d	d	-	-	ı		source is #n. Prevent ADDQ with #n.L)
ADDUC SPRI And	ADDA 4	$\overline{}$			-	_	_			_			_	S	S	S		Add address (.W sign-extended to .L)
ADDC SMU End Polt Pol				****	-	-	_	_		_			_	_		-		Add immediate to destination
ABOU SMIL Sp(Da				****	-	Ч		_	_	_			_	-	-	_		Add quick immediate (#n range: 1 to 8)
May SM Color				****	-	-	-							-	-	_		Add source and eXtend bit to destination
ANO BNI End	, and an in				-	-	-	-	9	-	-	-	-	-	-	_		And Bull by and Balance bit to destination
Dn AND Set And Set And A	AND 4	BWL		-**00	9	-	S	S		S	S	S	S	S	2	S ⁴		Logical AND source to destination
ANDI					1	_	l .	1		1	1	_	ı	l		l		(ANDI is used when source is #n)
ANDI No	ANDI 4			-**00	-	-	_		_					-	-	2		Logical AND immediate to destination
MOI More				=====	-	-	-	_		_	_	-		-	-	_		Logical AND immediate to CCR
ASR BWI DuDy					-	-	-		_	-	_	_		_		-		Logical AND immediate to SR (Privileged)
ASR ##.Dy d - - - - - - - -						-	_		_	_		_	_			-		Arithmetic shift Dy by Dx bits left/right
BCC BW address' d d d d d d d d						_	_		_			_	l					Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
BCE BW					-	_	ч	l	Ч	۱,	Н	ч	ı	_	_	ı	□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	Arithmetic shift ds I bit left/right (.W only)
BCH6 B L Dn.d	Rec				-	-	-	-		_		-	_			_		Branch conditionally (cc table on back)
BCHG B L Dn.d		311	23U1 233															(8 or 16-bit ± offset to address)
BCIR B L Dind	RCHG	R I	Dn.d	*	p	-	Ч	Ч	Ч	Ч	Ч	Н	Ч	-	-	-		Set Z with state of specified bit in d then
BCLR B L Dn.d	22110					_	_			_		_	_			l		
RA BAY address'	BCLR			*	_	-								-	-	_		Set Z with state of specified bit in d then
BRA BW address - - - - - - -						_			_	_		_			_	l		
BSET B Dn.d	RRA				-	-	_			_		-	_	_	-	_		Branch always (8 or 16-bit ± offset to addr)
#n,d		$\overline{}$		*	ام	-	А		Ч	_		Ч				_		Set Z with state of specified bit in d then
BIST B L Dnd	1				_	_	_	_	_	_	_	_	_			l		
BTST B L Dnd *- e - d d d d d d d d d	RSR				-	-	_	_	-			-		-	-	├		Branch to subroutine (8 or 16-bit ± offset)
#n.d				*	p1	-	Ч		Ч	Ч		Ч	Ч					Set Z with state of specified bit in d
CHK	"					_							_		_	l		Leave the bit in d unchanged
CLR	CHK			-*UUU	-	-		_		_		_		_		_		Compare On with O and upper bound (s)
CMP SVL S.Dn					_	-	_	_		_		_		_		-		
CMPA* WL s.An -**** s e s s s s s s s cmpare An to so CMPI* BWL #An -***** d compare An to so compare CRX bit Qu compare An to so d <td< td=""><td></td><td></td><td></td><td></td><td>-</td><td>-4</td><td></td><td></td><td></td><td></td><td></td><td>_</td><td>_</td><td></td><td></td><td></td><td></td><td></td></td<>					-	-4						_	_					
CMPI* BWL #n.d -**** d				_***	-	-	_	_		_		_		_		-		
CMPM * BWL (Ay)+(Ax)+ -****				l	-	8		_						_		_		•
DBCC W Dn.addres² - - - - - - - -				_***	-	-	_			_			_			_		Compare (Ax) to (Ay); Increment Ax and Ay
DIVS W S.Dn						-	-	_								_		Test condition, decrement and branch
DIVS	DDCC	**	DII,auures		-	-	-	-	-	-	-	-	-	-	-	-		
DIVI	nive	w	- D.	_***	_		_	_	_	-	_	_	_	_	_	_		On= (16-bit remainder, 16-bit quotient)
EOR * BWL Dn,d		$\overline{}$			-	-	_		_	_		_	_	_		-		On= (16-bit remainder, 16-bit quotient)
EORI					-	-		_		_					_			Logical exclusive OR On to destination
EORI						-	_	_	0	_		_		-	-			
EORI					а	-	0		а	0	0	0	0	-	-	-		Logical exclusive DR #n to destination
EXG					-	-	-		-	-	-	-	-	-	-	-		
EXT WL Dn					-	-	-		-		-	-	-	-	-	S		Logical exclusive DR #n to SR (Privileged)
ILLEGAL					-	9	-		-		-	-	-	-	-	-		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		WL	Un		đ	-	-		-	-	-	-	-	-	-	-		Sign extend (change .B to .W or .W to .L)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					-	-	-		-	-	-	-	-	-	-	-		Generate Illegal Instruction exception
LEA L s,An			_		-	-			-	_						_		Jump to effective address of destination
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	_		-	_		-	_	_		<u> </u>		push PC, jump to subroutine at address d
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		$\overline{}$			-	9	2	_	-	_		S	_	2	S	_		Load effective address of s to An
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-		Create local workspace on stack
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		DIA.	D D	44.5	_	\perp												(negative n to allocate space)
LSR				***0*		-	-		-			-	-		-	l	ĉ ‡	Logical shift Dy, Dx bits left/right
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LZK				d	-	-	I		l		-	ı	-	-	ı	Γ → X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
MOVE W s,CCR ===== s - s s s s s s s s c CCR Move source to Cc MOVE W s,SR ===== s - s	100 m f	_		4	-	-	_		_	_		_		-	-	l		Logical shift d I bit left/right (.W only)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					-	S	6	9	9	9	9	9	9	2	S	-		Move data from source to destination
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	-	2	_	2	S	S	2	_	2	S	-		Move source to Condition Code Register
MOVE L USP,An d USP → An Move User Stack F					-	-		_				_		S		-		Move source to Status Register (Privileged)
					d	-	d	d	d	d	d	d		-	-	-		Move Status Register to destination
	MOVE				-	d	-	-	-	-	-	-	-	-	-	-		Move User Stack Pointer to An (Privileged)
			An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
BWL s,d XNZVC Dn An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n		BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Contrôle S3 – Annexes 3/6

Opcode	Size	Operand	CCR	E	ffec	tive /	Addres	s s=sc	ource.	d=destina	tion, e:	eithe=	r. i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn		(An)	(An)+	-(An)		(i,An,Rn)			(i,PC)				
MOVEA4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	2	2	S	S	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	р	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A.$	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	2	2	2	S	2	2	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$D - q^{10} - \chi \rightarrow q$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	O - q - X → q	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	$NDT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR ⁴	BWL	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	s OR Dn → Dn	Logical OR
		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	Dn OR d \rightarrow d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n DR d \rightarrow d	Logical OR #n to destination
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	_	#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	S	2	2	2	S	-	$\uparrow_S \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-	C -	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
DOW	W	d	***0*	-	-	d	d	d	d	d	d	d	-	-	-	,	Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	C X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X T	Rotate Dy, #n bits left/right (#n: 1 to 8)
DTC	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE				-	-	-	-	-	-	-	-	-	-	-	-	29 → SR; (SP)+ → PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS SBCD	n	n.n.	*U*U*	-	-	-	-	-	-	-	-	-	-	-	-	19 + → PC	Return from subroutine
2RFD	В	Dy,Dx	~0~0~	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from destination, BCD result
Scc	В	-(Ay),-(Ax) d		d	-	d	d d	e d	- d	- d	- d	- d	-	-	-	$-(Ax)_{10}$ - $-(Ay)_{10}$ - $X \rightarrow -(Ax)_{10}$ If cc is true then I's \rightarrow d	oestination, but result If cc true then d.B = 11111111
900	В	0		а	-	а	a	0	a	a	a	0	-	-	-	else O's → d	else d.B = 00000000
STOP		#n		_		-	-	_	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****		-		-								s ⁴	#n → 2K; 210P	Subtract binary (SUBI or SUBQ used when
90B .	DWL	Dn,d		9	s d ⁴	s d	g g	s d	g S	s d	g d	g S	2	2	2	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	u e	S	S	S	u u	S	S	S	S	S		An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n,d	****	q	Е	q	d d	q	q	q	q	q	- 5	-		d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	u e	u	u	u	u	- u	- u	u	u	-	-	-	Dx - Dy - X → Dx	Subtract quick infinediate (#11 range: 1 to 6)
anny	DWL	-(Ay),-(Ax)				-		е	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	destination
SWAP	W	Dn (Ay), (Ax)	-**00	d	_	_	-	-	_	_	_	-	-	_	_	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d		d	d	d	d	d	d	d	-	-	_	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		u		u	u	u	u	ď	u	u				$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
TRAF		πΙΙ			_	-		-	_	_	_	_			á	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				_		-	-		-	-	-	-	-	-	_	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL	Ч	-**00	d	-	d	d	d	d	d	d	d			_	test d → CCR	N and Z set to reflect destination
UNLK		An		u -	d	u -	- u	- U	- u	- U	- u	u -	-	-	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
	BWL	s,d			_		(An)+	-(An)	(i,An)		abs.W		(i,PC)	(i,PC,Rn)		MII -7 OF; (OF)* -7 MII	venione incai workshace traili stack
	UITL	a,U		DII	nII	(AII)	fuit).	(AII)	(GAIII)	(Intri-INII)	aua.II	aua.L	(ia u)	(ia dani)	W11		

Condition Tests (+ OR, !NOT, ⊕ XOR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI ^u	higher than	!(C + Z)	PL	plus	!N			
L2 _n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	![(N ⊕ V) + Z]			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Contrôle S3 – Annexes 4/6

Nom :	Prénom :	Classe :
-------	----------	----------

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.L #\$5006,-(A2)		
MOVE.L \$5006,-4(A2)		
MOVE.B #32,(A1)+		
MOVE.B 5(A2),3(A2,D2.L)		
MOVE.L -4(A2),-16(A2,D0.W)		

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	C
\$67 + \$A8	8					
\$67 + \$A8	16					
\$FF67 + \$FFA8	16					
\$FFFFF00 + \$00000100	32					

Exercice 3

	ès exécution du programme. n hexadécimale sur 32 bits.
D1 = \$	D2 = \$

Exercice 4

Question	Réponse
Combien de registres de donnée possède le 68000 ?	
Combien de registres d'adresse possède le 68000 ?	
Combien de compteurs programme possède le 68000 ?	
Combien de pointeurs de pile possède le 68000 ?	
Combien de registres d'état possède le 68000 ?	
Combien de modes de fonctionnement possède le 68000 ?	

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.									
D1 = \$	D3 = \$	D 5 = \$							
D2 = \$	D4 = \$	D6 = \$							