# Key to Final Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

## Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $FFFF0020 A0 = $00005000 PC = $00006000 D1 = $00000004 A1 = $00005008 D2 = $FFFFFFF A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

## Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

# Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$ffff,d7
next1
            moveq.l #1,d1
            tst.l
                    d7
                    next2
            bpl
            moveq.l #2,d1
            moveq.l #1,d2
next2
                    #$80,d7
            cmp.b
            ble
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w #$132,d0
            addq.l #1,d3
loop3
            subq.b #1,d0
            bne
                    loop3
next4
            clr.l
                    d4
                    #$1010,d0
            move.w
            addq.l #1,d4
loop4
                                  ; DBRA = DBF
                    d0,loop4
            dbra
quit
            illegal
```

# Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write down the **IsNumber** subroutine that determines whether a string contains only digits.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits, **D0.L** returns 0.

Otherwise, **D0.L** returns 1.

2. Write down the **GetSum** subroutine that adds up all the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty and that contains only digits.

Output: **D0.L** returns the sum of the digits.

#### Example:



**D0** should return 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

#### Tips:

Use a loop that for each character of the string:

- → Copies the current character in **D1.B**.
- → Converts the character into an integer.
- → Adds the integer to **D0.L**.
- 3. By using the **IsNumber** and **GetSum** subroutines, write down the **CheckSum** subroutine that returns the sum of the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits: **D0.L** returns 0 and **D1.L** returns the sum.

Otherwise: **D0.L** returns 1 and **D1.L** returns 0.

EAS	y68	K Quic	k Re	fei	rer	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.со	m/EAS	y68	<b>SK.htm</b> Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2E	ource.	d=destina	ation, e	eithe=	r, i=dis	placemen	t	Operation	Description
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0
ABCD	В	Dy,Dx	*U*U*		rsii	(/511)	(Ally	(/111)	-	(Grin, Kiry	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В		0.0	В	-	-	-	_		-		-	-	-	-		
. DD A		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	S	S	S	2	S	S	S	2	s a	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	<u>-</u>	d	d	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	-	1	d	d	d	ď	d	d	d		-		#n + d → d	Add quick immediate (#n range: 1 to 8)
			****	d	d	_		_	_	_	_	_	-		S		
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	•	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	2	S	S	S	2	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	ф	d	d	Ь	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI <sup>4</sup>	В	#n,CCR	=====	-	+	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
	_			-	ļ-	-		-							-		
ANDI <sup>4</sup>	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆 📥 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	r x x	Arithmetic shift ds I bit left/right (.W only)
Всс	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	T -	<u> </u>	-	<u> </u>	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
555	1011	auui saa														address → PC	(8 or 16-bit ± offset to address)
nnue	п .	D I	*	1	$\vdash$	,											
BCHG	B L	Dn,d	*	6	-	ď	ď	ď	d d	ď	ď	ď	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	1	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
BRA	BM <sub>3</sub>	address <sup>2</sup>		١.	+-	-	-	-	-	-	-	-	-	-	_	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*	e	+	d	d	d	d	d	d	d	-	-	_	NOT( bit n of d ) → Z	Set Z with state of specified bit in d then
D9E1	D L				-				_	_		_			-		
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	d	Ь	,	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU		+-	S	S	S	S	S	S	S	S	2		if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	-	$\vdash$	q	d	ď	ď	d	q	d	-	-	-	D → d	Clear destination to zero
				u	- A	_	_	_			_						
CMP 4	BWL	s,Dn	_***	9	S4	S	2	S	S	S	S	2	S	S	S	set CCR with Dn – s	Compare On to source
CMPA ⁴	WL	s,An	_***	S	9	S	2	2	2	2	2	S	S	2	S	set CCR with An - s	Compare An to source
CMPI <sup>4</sup>	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn.addres <sup>2</sup>		-			-	_	-	_	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
DDCC	W	DII,auures		-	-	-	-	-	-	-	-	-	-	-	-	if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
DUID				$\vdash$	₩		1										(
SVID	W	s,Dn	-***0	-	-	S	S	S	S	2	S	S	S	2	S	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
DIVU	W	s,Dn	-***0	9	-	S	S	2	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )
EOR 4	BWL	Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s <sup>4</sup>	Dn XOR d → d	Logical exclusive DR On to destination
		#n,d	-**00	d	١.	d	d	d	d	d	d	d	_	-		#n XDR d → d	Logical exclusive DR #n to destination
EORI 4	В	#n,CCR	=====	u	Ť	- "	u	u	<u> </u>	-	u u	-	-			#n XDR CCR → CCR	Logical exclusive DR #n to CCR
	_			1-	1-	-	-	-	-	<u> </u>	-	_		-			
EORI 4	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	_	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		+	+	d	-	<b>.</b>	d	d	d	d	d	Ь	-	↑d → PC	Jump to effective address of destination
	_	_		-	-	-											
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	DWI	Dx,Dy	***0*	-	+	<del>                                     </del>	1		$\vdash$	<del>                                     </del>							Logical shift Dy, Dx bits left/right
	DWL			-	1	-	-	_	_	-	-	-	-	-	-	x <del>→</del> □	
LSR		#n,Dy		d	-	-	ļ -	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	L	-	-	d	d	d	d	d	d	d	-	-	-	0->	Logical shift d I bit left/right (.W only)
	DIMI	b,z	-**00	9	S <sup>4</sup>	е	9	9	е	В	6	В	S	S	s4	s → d	Move data from source to destination
MOVE 4	RMI		=====	S	Ť-	S	S	S	2	S	S	S	S	2	S	s → CCR	Move source to Condition Code Register
	_	s CCB				1 0	a	_	-						-		
MOVE	W	s,CCR		-	+	_	_	-									
MOVE MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE MOVE MOVE	W	s,SR SR,d		-	-	g g	g d	g d	g d	d s	g S	q	-	-	-	SR → d	Move Status Register to destination
MOVE 4 MOVE MOVE MOVE MOVE	W	s,SR	=====	S	- d	_									-		
MOVE MOVE MOVE	W	s,SR SR,d	=====	s d	- d	_	d		d	d	d	d	-	-	-	SR → d	Move Status Register to destination

MUNEY   W.	Opcode	Size	Operand	CCR		Effe	ctive	Addres	<b>s</b> s=s	ource.	d=destina	tion. e:	eithe=	r. i=dis	placemen	t	Operation	Description
MOYER   Refined   September																		
MOYER   Refined   September	MOVEA <sup>4</sup>	_			s	е	S	S	S	S	S	S	S	-		-	s → An	Move source to An (MOVE s.An use MOVEA)
Series   S					_	-			Ь			Ь			-	_		
MUNE   Mile	1101211	2			_	-		S	-			_		s	s	_		(.W source is sign-extended to .L for Rn)
(LAn)   Dan	MOVED	WI			S	-	-	_	-				-		-	-		
MOMES	110121	""				_	_	_	-	-	_	-	-	_	-	_		
MULU   W   2.Dn   -**00   e   s   s   s   s   s   s   s   s   s	MUALU4			-**00	-	-	-	-	-		-	-	-	-	-			
Mill   W   S.D.		w			_	-										_		
NECL   BNL   d					-	-	_	_								_		
NEG   NEU   d					_	-	_	_								_		
NECK   BWL   d		_			-	-	_	_								-		
NOP			_		-	-			-	-	_		_		-	_		
NOT   BWL   d		DWL	U		u	-	u									_		
DR   BW    SDn		DWI	1		-	-	-									-		
Dnd					-	-	-					_				- 4		
DRI	DK.	RMT		00		-				ı	ı			S	2	-		
DRI	001 A	DIVI		++00	_	-	_			_		-		-	-			
PEA		_			d	-	d	d	d	d	d	d	d	-	-	-		
PEA		_			-	-	-	-	-	-	-	-	-	-	-	_		
RESET		W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	_		
RDL RDR W #n.Dy #n		L	S		-	-	S	-	-	S	S	S	S	S	S	-		
RDIA   March					-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	
RORAL BWL D.A.D.Y.		BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROX. RIX. RDXP #n.Dy #n.	ROR		#n,Dy		d	-	-	1	-		-	-	-	-	-	S		
RDXR W d d d d d d d d d d d d					-	-	d	d	d	d	d	d	d	-	-	-		
RIDAR   W   d     d   d   d   d   d   d	ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	_ X	Rotate Dy, Dx bits L/R, X used then updated
RTE	ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
RTR		W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTS	RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
Secondary   Secondary   Subtract   Secondary   Secondary   Subtract   Secondary   Subtract   Secondary   Secondary   Secondary   Secondary   Secondary   Subtract   Secondary   Secon	RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
Secondary   Secondary   Subtract   Secondary   Secondary   Subtract   Secondary   Subtract   Secondary   Secondary   Secondary   Secondary   Secondary   Subtract   Secondary   Secon	RTS				-	-	-	-	-	-	-	-	-	-	-	-		Return from subroutine
Scc   B   d		В	Dv.Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
Sec   B					_	-	-	-	9	-	-	-	-	-	-	-	-(Ax) <sub>m</sub> (Av) <sub>m</sub> - X → -(Ax) <sub>m</sub>	
STOP	Sec	R			Ч	-	Ч	Н		Н	Ч	Ч	Ч	-	-	-	If cc is true then I's → d	
STOP	000	_	,		_		"	_	-	"			-				l .	
SUB	9NT2		#n		-	-	-	-	_	-	-	-	-	_	-			
Dn,d		RWI		****		-	-			-						_		
SUBA *         WL         s.An          s         e         s         s         s         s         s         s         s         s         s         s         An - s → An         Subtract address (W sign-extended to .L)           SUBI *         BWL         #n,d         ******         d	300	DWL															l	
SUB1 4 BWL         #n,d         ***** d         d	CHDA 4	wı			-	-	_			_						_		
SUBQ <sup>4</sup> BWL         #n,d         ***** d         d				****		В				_				_		-		
SUBX         BWL Oy, Dx (Ay), -(Ax)         ***** e         e         -         <					_	-	_	_				_				_		
CAyy   CAy   CA					_	0	0	_			_	_		_		_		
SWAP         W         Dn         -**00         d         -	ZDRX	RMT			9	-	-	-		-	-	-			-			
TAS         B         d $-**00$ d         -         d			-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	
TRAP #n					-	-	-			-	-		-	-	-	-		
TRAPV		В			d	-	d	d	d	d	d	d	d	-	-	-		
TRAPV          -	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	2		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		
UNLK An d An → SP; (SP)+ → An Remove local workspace from stack					-	_	-	-	-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
UNLK An d An → SP; (SP)+ → An Remove local workspace from stack	TZT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
			An		-	d	-	-	-	-	-	-	-	-	-			Remove local workspace from stack
		BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		-

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )						
CC	Condition	Test	CC	Condition	Test		
T	true	1	VC	overflow clear	!V		
F	false	0	VS	overflow set	٧		
ΗI"	higher than	!(C + Z)	PL	plus	!N		
T2 <sub>n</sub>	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LO", CS"	lower than	C	LT	less than	(N ⊕ V)		
NE	not equal	<b>!</b> Z	GT	greater than	![(N ⊕ V) + Z]		
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- N negative, Z zero, V overflow, C carry, X extend

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

\* set according to operation's result, = set directly

CCR Condition Code Register (lower 8-bits of SR)

- not affected, O cleared, 1 set, U undefined
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name:	First name:	Group.
Last name	1 H5t Haine	σισαρ

# ANSWER SHEET TO BE HANDED IN

# Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W \$5006,(A1)+	\$005008 <b>48 C0</b> 11 C8 D4 36 1F 88	A1 = \$0000500A
MOVE.W #36,4(A1)	\$005008 C9 10 11 C8 <b>00 24</b> 1F 88	No change
MOVE.B 3(A2),-4(A1,D1.L)	\$005008 <b>80</b> 10 11 C8 D4 36 1F 88	No change
MOVE.L -8(A1),-32(A1,D0.W)	\$005008 <b>54 AF 18 B9</b> D4 36 1F 88	No change

# Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$5A + \$A5	8	\$FF	1	0	0	0
\$7F8C + \$2000	16	\$9F8C	1	0	1	0
\$FFFFFFF + \$FFFFFFF	32	\$FFFFFFE	1	0	0	1

# Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$00000001	<b>D3</b> = \$00000032					
$\mathbf{D2} = \$00000002$	<b>D4</b> = \$00001011					

#### Exercise 4

```
IsNumber
                    move.l a0,-(a7)
\loop
                    move.b
                            (a0)+,d0
                            \number
                    beq
                            #'0',d0
                    cmpi.b
                            \notANumber
                    blo
                    cmpi.b #'9',d0
                            \loop
                    bls
\notANumber
                    moveq.l #1,d0
                            \quit
                    bra
\number
                    clr.l
                            d0
\quit
                    movea.l (a7)+,a0
                    rts
```

```
GetSum
                     movem.l a0/d1,-(a7)
                     clr.l
                              d0
                     clr.l
                              d1
                             (a0)+,d1
\quit
\loop
                     move.b
                     beq
                              #'0',d1
                     sub.b
                              d1,d0
                     add.l
                     bга
                              \loop
\quit
                     movem.l (a7)+,a0/d1
                     rts
```

```
CheckSum
                              IsNumber
                     jsr
                     tst.l
                     bne
                              \notANumber
\number
                     jsг
                              GetSum
                     move.l
                             d0,d1
                     clr.l
                              d0
                     rts
\notANumber
                     clr.l
                             d1
                     rts
```