Final Exam S3 Computer Architecture

Duration: 1 hr 30 min.

Exercise 1 (9 points)

In this exercise, you should write three subroutines that copy some bytes from a memory location to another memory location. None of the data and address registers should be modified when the subroutine returns. Each of the subroutines has the following inputs:

Inputs: A1.L points to the source memory location.

A2.L points to the destination memory location.

D0.L holds the number of bytes to copy (unsigned integer).

Each subroutine can be written independently.

- 1. Write the **CopyInc** subroutine that copies data by starting with the first byte and that increments the addresses (see the <u>example below</u>). We assume that when **CopyInc** is called:
 - The **D0** register is not null.
 - The A1 and A2 registers are not equal.
- 2. Write the **CopyDec** subroutine that copies data by starting with the last byte and that decrements the addresses (see <u>example below</u>). We assume that when **CopyDec** is called:
 - The **D0** register is not null.
 - The A1 and A2 registers are not equal.
- 3. Write the Copy subroutine that calls CopyInc if the destination address is smaller than the source address or that calls CopyDec if the destination address is greater than the source address. We assume that when Copy is called:
 - The **D0** register can be null. If so, no bytes are copied.
 - The A1 and A2 registers can be equal. If so, no bytes are copied.

Example for $A1 = 1000 , $A2 = 2000 and $D0 = 3$.								
CopyInc: $(\$1000) \rightarrow (\$2000)$ CopyDec: $(\$1002) \rightarrow (\$2002)$								
(\$1001) → (\$2001)	(\$1001) → (\$2001)							
(\$1002) → (\$2002)	(\$1000) → (\$2000)							

Final Exam S3

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 3 (3 points)

Determine the missing number for each addition below in order to match the given flags (use the hexadecimal representation). If multiple answers are possible, choose the smallest one. Answer on the <u>answer sheet</u>.

```
1. 8-bit addition: \$7F + \$? with N = 1, Z = 0, V = 1, C = 0
2. 16-bit addition: \$98BD + \$? with N = 0, Z = 1, V = 0, C = 1
3. 32-bit addition: \$98BD + \$? with N = 1, Z = 0, V = 0, C = 0
```

Exercise 4 (4 points)

Let us consider the four following programs:

```
Prog1
             tst.b
                     d5
                     quit1
             beq
             moveq.l #2,d1
quit1
Prog2
                     d5
             tst.w
             bol
                     quit2
             moveq.l #2,d2
quit2
Prog3
                     #100.d7
             move.w
Loop3
             addq.l
                     #1,d3
                     d7,loop3
             dbra
                                  ; DBRA = DBF (DBcc with cc = F)
Prog4
             move.l
                     #1000.d0
                     #1,d4
loop4
             addq.l
             addi.l
                     #10,d0
             cmpi.l
                     #2000,d0
             bne
                     loop4
```

Final Exam S3 2/7

Computer Architecture – EPITA – S3 – 2015/2016

- · Each program is independent.
- The initial values are identical for each program.
- Initial values:
 - D1 = \$00000001
 - D2 = \$00000001
 - D3 = \$000000000
 - $\mathbf{D4} = \$000000000$
 - D5 = \$0067A200

Answer on the answer sheet.

- 1. What will the value of D1 be after the execution of Prog1?
- 2. What will the value of **D2** be after the execution of **Prog2**?
- 3. What will the value of D3 be after the execution of Prog3?
- 4. What will the value of **D4** be after the execution of **Prog4**?

Final Exam S3 3/7

Final Exam S3 4/7

													•		<u> </u>		t © 2004-2007 By: Chuck Kelly	
Upcode			CCR		_		Addres (An)+	z=zz √(An)						placemen (i.PC.Rn)		Operation	Description	
ABCO	BWL B	s,d Dy,Ox	*[]*[]*	⊢	Ası	USIU	HIHT	(IIIA)	(LAH)	(rys/rs)	#US.61	682.L	(i.ru)	(LFG.BB)	#11	Dvn + Dxis + X → Dxin	Add BCD source and extend bit to	
ADLU	ŭ	-(Ay),-(Ax)	-0-0-	e	-	-	_	e	-	_				-	-	-1	destination, 800 result	
ADD 4	BWL	s,Dn	****	e	5	s	5	S	S	s	5	5	5	s	5,	s + Dn -> Dn	Add binary (ADDI or ADDO is used when	
NUD	DIEL	Dn.d		E	ďŧ	ď	ď	ď	ď	ď	ď	q	-	-	-	Du + q → q	source is #n. Prevent ADDO with #n.L)	
ADDÁ ⁴	WL	s,An		5	e	\$	s	s	s	2	s	5	5	s	3	s + An → An	Add address (.W sion-extended to .L)	
ADDI 4		#n,d	****	4	-	d	ď	<u>d</u>	4	<u>d</u>	d	d	-	-	-	#n+d → d	Add immediate to destination	
A090 *	BWL	#n.d	****	Ť	d	å	ď			d	-	d	_			#n+d → d	add quick immediate (#n range: 1 to 8)	
ADDX		Dy.Dx	****	e	-	-	-		~	-		-			-	Dy + Dx + X → Dx	Add source and eXtend bit to destination	
		-(Ay)(Ax)		-	-	-	-	E	-	-	-	-	-	-	-	$-\{A_{V}\}+-\{A_{X}\}+X\rightarrow -\{A_{X}\}$		
AND 4	BWL	s.On	-**00	C	-	\$	3	2	\$	S	3	2	5	s	2£	s ANO Dn → On	Logical ANO source to destination	
		On,d	ļ	e	-	d	ď	d	д	d	ď	d	-	-	-	On AND d → d	(AND) is used when source is #n)	
ANDI 4	BWL	#n.d	-**00	ď	-	d	ď	ď	d	d	d	ď	-	-		#n AND d → d	Logical AND immediate to destination	
ANDI 1	В	#n,CCR	10 30 30 00 TB	-	-	-	-	-	-	-	-	-	-	-		#n AND CGR → GGR	Logical AND immediate to ECR	
ANOI 4	W	#n,SR	2232	1	•	-	•	٠	•	-	•	•		-	5	#n ANO SR → SR	Logical AND immediate to SR (Privileged)	
ASL	BWL	DxDy	****	B	-	-	-	-	-	-	-	-	-	-	-	X - 1 - 0	Arithmetic shift Dy by Dx bits left/right	
ASR		#n.Dy		đ	-	-	-	-	-	-	-	-	-	-	s	La X	Arithmetic shift Dy #n bits L/R (#n:1 to 8)	
	W	<u>d</u>		_	Ŀ	d	d	ď	d	d	đ	ď	-		-		Arithmetic shift ds I bit left/right (W enly)	
Bcc	BM ₃	address*		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Brench conditionally (cc table on back)	
65.12	<u></u>	<u></u>			_										<u> </u>	address → PC	(B or 16-bit ± offset to address)	
BCHG	8 L	On.d		E,	-	d	ď	d ·	ď	d	q	ď	-	-	-	NOT(bit number of d) \rightarrow Z	Set I with state of specified bit in d then	
0100	0 1	#n,d		ď	-	d	d	d	g.	q	q	d	-	-	_	NOT(bit n of d) → bit n of d	invert the bit in d	
BCLR	B L	On,d		2	-	ď	ď	q	4	d	ď	d	-	-	-	NOT(bit number of d) $\rightarrow Z$	Set Z with state of specified bit in d then	
nnı	0003	#n,d		ď	ļ-	ď	d	q	d	ď	q	d	-	•	_	0 → bit number of d	clear the bit in d	
BRA	9M3	address ²		-	<u> </u>	ļ. <u>-</u> ,	<u> </u>	-				-	-	•	Ŀ	address → PC	Branch always (8 or 16-bit ± offset to addr	
BSET	8 L	Dn.d #n.d		e'	-	1	ď	r p	q	ď	4	d d	-	-] -	NOT(bit n of d) → Z	Set Z with state of specified bit in d then set the bit in d	
BSR	BM3	address2		-	ļ-	<u>d</u>	-	ď	4	ď	•		-	-	\$	l→ bit n of d	Branch to subroutine (8 or 16-bit ± offset)	
BIST	B L	Dn.d	+	e		ď	d	<u>.</u>	<u>д</u>	ď	4	ď	4	ď	Ŀ	$PC \rightarrow -(SP)$; address $\rightarrow PC$ NOT(bit On of d) $\rightarrow Z$	Set Z with state of specified bit in d	
1610	В L	#n.d		ď	-	4	d	ď	d	d	ď	ď	g 1	ď]	NOT(bit #n of d) → Z	Leave the bit in dispectned on in d	
CHK	W	\$,On	-*000	6	-	S	s	S	2	5	S	S S	S	2	2	if On <o on="" or="">s then IRAP</o>	Compare On with 0 and upper bound (s)	
CLR	BWL	Q	-0100	d	ŀ	9	d	ď	d	d	q	q	2	2		□ → q □ myn ai myz msii iwn.	Clear destination to zero	
CWb 4	BWL	s,On	_***	e e	s ¹	s	2	2	S	S	s	s	2	s	5,	set CCR with Dn - s	Compare On to source	
CMPA 4	WL	s.An		S	6 2	2	3	2	S	2	3	2	S	s	S	set CCR with An - s	Compare An to source	
CMP14	BWL	#n,d	-+++	d d	-	4	d	ď	9		d	d	-	-	2	set CCR with d - #n	Compare destination to #n	
CMbM 4	BWL	(Ay)+(Ax)+	***	ū	÷	u -	<u>u</u>		-	-		•	-		-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay	
DACE.	W	On addres ²		-	+	<u> </u>	-	-	_			-	-		-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch	
0000	"	011,00011 03	1]									(IG-bit ± offset to address)	
OIVS	VI	s,On	-***0	В	Ι-	2	2	s	s	2	5	2	5	s	2	±32bit Dn / ±16bit s → ±On	Dn= (16-bit remainder, 16-bit quotient)	
DIYU	W	nO.z	~***0	6	-	s	5	3	s	2	2	s	s	S	s	32bit Dn / (6bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]	
EOR *	BWL	Dn.d	-**00	6	† -	Ī	ā	d	ď	d	d	Ť			5,	On XOR d → d	Logical exclusive OR Dn to destination	
EORI 4		#n,d	-**00	d	-	<u>d</u>	đ	d	ď	ď	d	d	-	-	s	#n XOR d → d	Lagical exclusive OR #n to destination	
EORI 4	В	#n,CCR	25252	-	-	-	-	-	-	-	-	-	-	-	s	#n XOR CCR → CCR	Logical exclusive OR #n to CGR	
EORI *	W	#n.SR	seam	-	 -	-	-	-	_		-	-	-	-	5	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)	
EXG	L	Rx,Ry	~~~~	е	Е	-	-	-	-	-	-	-	-	-	-	register → register	Exchange registers (32-bit only)	
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	OnB → OnW OnW → On.L	Sign extend (change .B to .W or .W to .L)	
ILLEGAL				1-	-	-	Ι-	-	-	-	-	-	-	-		$PE \rightarrow (SSP), SR \rightarrow (SSP)$	Generate Illegal Instruction exception	
JMP		d		-	-	d	-	·	д	d	ď	ď	d	d	١.	1d → PC	Jump to effective address of destination	
JSR		d		-	-	ď	-	-	q	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d	
LEA	L	s,An		T -	8	S	 -	-	S	\$	2	Б	s	5	 -	Ts → An	Load effective address of s to An	
LINK	Ť	An,#n		-	-	-	-	-	-	-	-	•	-		F	$An \rightarrow -(SP)$; $SP \rightarrow An$;	Greate local workspace on stack	
		1														SP + #n → SP	(negative n to allocate space)	
LSL	8MF	Ox.Oy	***0*	8	-	-	-	-		-	-	-	٠.	-	-	X-4-	Logical shift Dy. Ox bits left/right	
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n:1 to 8)	
	W	ď		_	L-	d	d	d	đ	d	d	d	<u></u> _		<u> </u>		Logical shift d l bit left/right (.W only)	
MOVE *	BWL		~**00	Đ,	s ³	8	ē	6	g	9	E	8	s	2	s'	s → d	Move data from source to destination	
MOVE	W	s.CCR	E 6255	S	-	S	s	s	8	S	S	S	s	s	s	s → CCR	Move source to Condition Code Register	
MOYE	W	s,SR	SEZNZ	8	<u> </u>	S	S	S	S	2	S	s	S	S	S	s → SR	Move source to Status Register (Privileged)	
MOVE	W	SR.d		đ	-	d	d	d	В	d	В	d	-	-	-	2K → q	Move Status Register to destination	
MOYE	Ţ	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stock Pointer to An (Privileged)	
	L	An,USP		-	s	_		L	-	L	L-	L-		<u>_</u> -		An → USP	Move An to User Stack Pointer (Privileged)	
	BWL	5,0	XNZVC	Illa	Tan	(An)	(An)+	-(An)	[(An)	(cAn Rn)	abs.W	abs.L	(LPC)	(i.PC.Rn)	#n			

Opcode	Size	Operand	CCR	П	Effe	ctive	Addres	S S=S	nirce.	d=destina	linn, e	eithe=	r. í=dis	placemen	i	Operation	Description
	BWL	s.d	XNZVC	On				-(An)		(iAn.Rn)			(i.PC)	(i.PC.Rn)			a base iption
MOVEA*	WL	s,An		s	Е	s	s	s	8	2	s	\$	2	2		s → An	Move source to An (MOVE s.An use MOVEA)
MOAEM		Rn-Rn,d		1-		d	-	ď	ď	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	s	Ė	-	8	S	8	S	s	s	-	s → Registers	(.Y source is sign-extended to .L for Rn)
MOVEP	WL	On (i, An)		s	-	<u> </u>	-	-	ď	-	-	-	i i	-	-	On → (i,An)(i+2,An)(i+4,A,	Move On to/Irom alternate memory bytes
	l	(i,An),Dn		ď	-	١.	١.	-	s	- 1	-		_	- !	_	(i,An) → Dn(i+2,An)(i+4,A,	
MOYEQ*	I	#n.Dn	-**00	ď	-	-	-	-	÷	-	-	-	-		5	#n → Dn	Move sign extended 8-bit #n to On
MULS	W	s.On	-**00	е	_	s	5	5	5	s	s	Ś	S	8		±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s.Dn	-**00	- E	_	s	s	s	2	5	2	S	S	s		16bit s * 16bit On → On	Multiply unsig'd 16-bit: result: unsig'd 32-bit
NBCO	B	d	*U*U*	ď		d	d	ď	ď	_ _	-d	ď	-		-	0 - d ₀ - X → d	Negate BCD with extend, BCD result
NEG	BWL	d	****	d	_	d	d	d		<u>д</u>	d	d				D-q→q	Regate destination (2's complement)
NEGX	BWL		****	ď		ä	ď	d	d	d	d	d		_		D-d-X→q	Regate destination with extend
NOP	2111	<u> </u>	~~~~	<u>ٿ</u>	-	-	-				- u	-		-		None	No overation occurs
NDT	BWL	d	~**00	d	Н	ď	d	ď	d	d	Ь	ď		-		NOT(d) → d	Logical NDT destination (I's complement)
OR 4	BWL		-**00	e e	-	S	S	S	u B	u S	2	S	s			s OR On → On	Logical AR
l un	DIFE	Ond	"	ė		d	d	ď	ď	d d	ď	ď	S	2		s uk un → un On OR d → d	3
ORI	BWL	#n.d	**00	1	-	d u	d	d	ď	ď	ď		-				(ORI is used when source is #n)
ORI	BILL	#n.CCR	mm mm m	0	-	- 0		-				d		-		#n OR d → d	Logical OR #n to destination
			**************************************	Ŀ	-	lacksquare	-		-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #a to CCR
DRI *	W	#n,SR		-	-	•		-	-	-	-	<u>. </u>	-			#n DR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	s		-	-	2	-	-	S	2	3	S	\$	s		↑s → -(SP)	Push effective address of s onto stack
RESET				-			-		-	-		-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BMF	Ox.Oy	~**0*	е	-	•	-	-	-	-	-	-	-	-	-	r	Rotate Dy, Ox bits left/right (without X)
ROR		#n.Dy		đ	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	ď	d	d	d	d	d		+	-		Rotate d I-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	9	-	•		-	-	-	-	-	-	-	-	C-X	Rotate Dy, Dx bits 1/R, X used then updated
ROXR		#n,Dy		đ	-		•	-	-	-	-		-	-	s	X T	Rotate Dy, #n bits left/right (#n; I to 8)
	VI	d		•	•	d	ď	ď	ď	d	d	d	-		·		Rotate destination I-bit left/right (.W only)
RTE			SSMEN	-	-	•		-			-	•	-	-	-	$(SP) + \rightarrow SR; (SP) + \rightarrow PC$	Return from exception (Privileged)
RTR			Hung	-	-	-	-	-	-	-		-		-	-	$(SP) \leftarrow \rightarrow CCR, (SP) \leftarrow \rightarrow PC$	Return from subroutine and restore CCR
RIS				•	٠	-	-	-	•	-	-	-	,	-	•	(SP)+ → PC	Return from subroutine
20C0	8	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	•	,	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and extend bit from
L		-(Ay),-(Ax)		-	-	-	-	Ē	-	-		-	-	-	-	$_{01}(xh)$ - $\leftarrow X{01}(yh)$ - $_{10}(xh)$ -	destination, BCD result
Scc	В	d		ď	-	ď	q	d	q	đ	4	ď	ı	-	-	If cc is true then I's → d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
2106		#n	SERSE	-	-	-	-	-	-	-	-	-	-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 1	BWL	s,Dn	****	E	5	5	s	2	5	5	s	s	s	2		On - s → On	Subtract binary (SUB) or SUBQ used when
		On.d		е	ď	d	d	ď	d	đ	d	d İ		-	-	d - Dn → d	source is #n. Prevent SUBD with #n.L)
SUBA 4	WL	s,An		Š	e	5	S	2	S	s	S	S	S	S	2	An - s → An	Subtract address (.W sign-extended to .L)
SU81 4	BWL	#n,d	****	d	-	d	d	d	ď	đ	d	d				d - #n → d	Subtract immediate from destination
SUBO *		#n,d	****	ď	d	Ъ	d	d	Ŧ	d	1	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy.Dx	****	g	-	Ť			-	-	-			-		Dx - Dy - X → Dx	Subtract source and extend bit from
		-(Ay),-(Ax)				_	_	9		_]	- 1	.	-	.		$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn Dn	-**00	7	-	-	-	-		-	-		-		_	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of On
TAS	R	d	~**00	ď	_	d	ď	d	ď	d	d	d	-	-			N and Z set to reflect d, bit 7 of d set to f
TRAP		#n	~~~~	<u> </u>	-	-	- u	u	- u	- u				-		PC →-(SSP);SR →-(SSP);	
IRBE		1711		-	1	-	-	-	- 1	- 1	-	-	-	•	5		Push PC and SR, PC set by vector table #n
TRAPV			~~~~		\exists	_	-					_			\dashv	(vector table entry) → PC	(#n range: 0 to 15)
IST	BWL	d	-**00	- H	-	I							-	-		If V then TRAP #7	If overflow, execute an Overflow TRAP
THICK	ONL			ũ		d	d	d	d	ď	ď	d	-	-		test d → CCR	N and Z set to reflect destination
IUMLK	nun	Ån .	VNITUG		4	- 15.3	-	-			-	-	- 2 (10)	- 1.00.0		$An \rightarrow SP$; $(SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	On	nA	(An)	(An)+	-(An)	(i,An)	(i.An Rn)	abs.W	abs.l	(i.PC)	(i,PC,Rn)	#n		<u> </u>

Cas	Condition Tests (+ OR, ± NDT, ⊕ XOR; " Unsigned, " Alternate cc.)											
CC	Condition	Test	CC	Condition	Test							
Ī	true	I	YC	overflow clear	įγ							
F	false	0	YS	overflow set	У							
Hla	higher than	I(C + Z)	PL	plus	IN							
F2a	lower or same	C+2	И	minus	N							
HS", CC*	higher or same	IC	GE	greater or equal	!(N ⊕ V)							
rd, cz,	lower than	C	LT	less than	(N ⊕ V)							
NE	not equal	12	GT	greater than	1[(N + V) + Z]							
ED	equal	1	LE	less or equal	(N ⊕ V) + Z							

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- any data or address register
- Source, d Destination
- Either source or destination
- #n Immediate data, I Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit) CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero. V overflow, G carry, X extend * set according to operation's result. = set directly - not affected. Dicleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, $\dot{\mathbf{Q}}$ or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: First name:	Group:
------------------------	--------

ANSWER SHEET TO BE HANDED IN WITH THE SCRIPT

Exercise 2

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.B -(A2),-(A1)		
MOVE.W \$5010,-5(A2,D2.L)		
MOVE.L #\$500E,-10(A0,D1.W)		
MOVE.B \$5007(PC),8(A1)		

Exercise 3

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	С
\$7F + \$?	8		1	0	1	0
\$98BD + \$?	16		0	1	0	1
\$98BD + \$?	32		1	0	0	0

Exercise 4

Use the 32-bit hexadecimal representation.

D1 =\$

D2 =\$

D3 =\$

D4 =\$