# Key to Final Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

#### Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $12340007 A0 = $00005000 PC = $00006000 D1 = $FFFFFFFF A1 = $00005008 D2 = $0000FFFD A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

#### Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

## **Exercise 3** (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$8421,d7
next1
            moveq.l #1,d1
            cmpi.l #$525,d7
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$11112222,d0
loop2
            addq.l #1,d2
            subq.b #1,d0
                    loop2
next3
            clr.l
                    d3
                    #$05,d0
            move.b
loop3
            addq.l
                    #1,d3
            dbra
                    d0,loop3
                                  ; DBRA = DBF
next4
            clr.l
                    d4
                    #10,d0
            move.w
loop4
                    #1,d4
            addq.l
            dbra
                    d0,loop4
                                  ; DBRA = DBF
```

#### Exercise 4 (9 points)

In this exercise, you should write three subroutines that copy some bytes from a memory location to another memory location. **None of the data and address registers should be modified when the subroutine returns**. Each of the subroutines has the following inputs:

<u>Inputs</u>: **A1.L** points to the source memory location.

**A2.**L points to the destination memory location.

**D0.L** holds the number of bytes to copy (unsigned integer).

#### Each subroutine can be written independently.

- 1. Write the **CopyInc** subroutine that copies data by starting with the first byte and that increments the addresses (see the <u>example below</u>). We assume that when **CopyInc** is called:
  - The **D0** register is not null.
  - The A1 and A2 registers are not equal.
- 2. Write the **CopyDec** subroutine that copies data by starting with the last byte and that decrements the addresses (see <u>example below</u>). We assume that when **CopyDec** is called:
  - The **D0** register is not null.
  - The A1 and A2 registers are not equal.
- 3. Write the **Copy** subroutine that calls **CopyInc** if the destination address is smaller than the source address or that calls **CopyDec** if the destination address is greater than the source address. We assume that when **Copy** is called:
  - The **D0** register can be null. If so, no bytes are copied.
  - The A1 and A2 registers can be equal. If so, no bytes are copied.

Example for $A1 = \$1000$ , $A2 = \$2000$ and $D0 = 3$ .						
<b>CopyInc</b> : $(\$1000) \rightarrow (\$2000)$	<b>CopyDec</b> : $(\$1002) \rightarrow (\$2002)$					
$(\$1001) \to (\$2001)$	$(\$1001) \rightarrow (\$2001)$					
$(\$1002) \to (\$2002)$	$(\$1000) \rightarrow (\$2000)$					

Key to Final Exam S3 2/6

		K Quic											•	m/EAS	_		t © 2004-2007 By: Chuck Kelly
Opcode			CCR	_										placemen		Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL		****	9	S	S	S	S	S	S	S	S	S	S	s	s + Dn → Dn Add binary (ADDI or ADDQ is used w	
		Dn,d		9	d <sup>4</sup>	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	9	S	2	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$D_V + D_X + X \rightarrow D_X$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL		-**00	е	-	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	s AND Dn → Dn	Logical AND source to destination
		Dn.d		е	-	d	d	d	d	d	d	d	-	-	_	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	Ь	д	d	В	d	ф	d	-	-	s	#n AND d → d	Logical AND immediate to destination
ANDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI <sup>4</sup>	W	#n,SR		-	-	-	-	_	-	-	-	_	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL		Dx,Dy	****	9	-	_	-	_	-	-	-	_	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR	DWL	#n,Dy		d			_		_	_	_	_	_	_	S	X T	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
Man	W	d d		u		d	d	d	ď	d	ф	d	_		-	T→C X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM <sub>3</sub>	address <sup>2</sup>		-	ŀ	u	u	u	u	u	u	u	-	-	<u> </u>	if cc true then	Branch conditionally (cc table on back)
DCC	DW	900L622		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	(8 or 16-bit ± offset to address)
DELLE	B L	D., J	*		-				,	1	1				⊢	NOT(bit number of d) $\rightarrow$ Z	
BCHG	R L	Dn,d #n,d		e¹ d¹	-	d	d	d	d d	d d	d d	d	-	-	-		Set Z with state of specified bit in d then
nein	B L		*		-										2	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	B L	Dn,d		6,	-	d	ď	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
	- V	#n,d		ď	-	d	d	d	d	d	d	d	-	-	-	0 → bit number of d	clear the bit in d
BRA	BM3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	9	-	2	2	2	2	S	2	2	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow q$	Clear destination to zero
CMP <sup>4</sup>	BWL	s,Dn	-***	9	s <sup>4</sup>	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI <sup>4</sup>	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
SVID	W	s.Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= ( 16-bit remainder, 16-bit quotient )
DIVU	w	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient )
EOR 4		Dn,d	-**00	е	+-	d	d	d	ď	d	d	d	-	_	s <sup>4</sup>	Dn XOR d → d	Logical exclusive OR On to destination
	BWL		-**00	1	ŀ	1	_	1	1	d	d	_	_		_	#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	BWL	#n,CCR	=====	đ	-	d	d	d	0	-	u	d	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	_			-	-	-	-	-	-		-				-		
	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		9	6	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	Ь	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An Load effective address of s to An	
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$ Create local workspace on stack	
																$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	Χ-	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	_	-	-	S	C - U	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	_	_	<u>-</u>	□ → C	Logical shift d I bit left/right (.W only)
MOVE 4		s,d	-**00	е	S <sup>4</sup>	е	e	e	е	9	e	9	S	S	s <sup>4</sup>	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	0	-	S					_			S		
			=====	-	+-	2	_	S	2	S	2	2	S	S	-	5	
MOVE	W	s,SR		S	-	2	S	S	2	2	2	2	S	S	S		
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	an y a	
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
				4	1 -		-	1	I -		I -	l -	I -	-	l -	An → U2P	Move An to User Stack Pointer (Privileged)
	BWL	An,USP s,d	XNZVC	- Dn	S An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	_	All 7 bul	Have Air to book attack t billter (111111egea)

MUNEY   W.	Opcode	Size	Operand	CCR		Effe	ctive	Addres	<b>s</b> s=s	ource.	d=destina	tion. e:	eithe=	r. i=dis	placemen	t	Operation	Description
MOYER   Refined   September																		
MOYER   Refined   September	MOVEA <sup>4</sup>	_			s	е	S	S	S	S	S	S	S			-	s → An	Move source to An (MOVE s.An use MOVEA)
Series   S			-		_	-			Ь			Ь			-	_		
MUNE   Mile		2			_	-		S	-			_		S	S	_		(.W source is sign-extended to .L for Rn)
(LAn)   Dan	MOVED	WI			S	-	-	_	-				-		-	-		
MOMES	110121	""				_	_	_	-	-	_	-	-	-	-	_		
MULU   W   2.Dn   -**00   e   s   s   s   s   s   s   s   s   s	MUALU4			-**00	-	-	-	-	-		-	-	-	-	-			
Mill   W   S.D.		w			_	-										_		
NECL   BNL   d					-	-	_	_								_		
NEG   NEU   d					_	-	_	_								_		
NECK   BWL   d		_			-	-	_	_								-		
NOP			_		-	-			-	-	_		_		-	_		
NOT   BWL   d		DWL	0		u	-	u									_		
DR   BW    SDn		DWI	1		-	-	-									-		
Dnd					-	-	-					_				- 4		
DRI	DK .	RMT		00		-				ı	ı			S	2	-		
DRI	001 A	DIVI		++00	-	-	_			_		-		-	-			
PEA		_			d	-	d	d	d	d	d	d	d	-	-	-		
PEA		_			-	-	-	-	-	-	-	-	-	-	-	_		
RESET		W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	_		
RDL RDR W #n.Dy #n		L	S		-	-	S	-	-	S	S	S	S	S	S	-		
RDIA   March					-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	
RORAL BWL D.A.D.Y.		BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROX. RIX. RDXP #n.Dy #n.	ROR		#n,Dy		d	-	-	1	-		-	-	-	-	-	S		
RDXR W d d d d d d d d d d d d					-	-	d	d	d	d	d	d	d	-	-	-		
RIDAR   W   d     d   d   d   d   d   d	ROXL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	_ X	Rotate Dy, Dx bits L/R, X used then updated
RTE	ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
RTR		W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTS	RTE			=====	-	-	-	-	-	-	-	-	-		-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
Secondary   Secondary   Subtract   Secondary   Secondary   Subtract   Secondary   Subtract   Secondary   Secondary   Secondary   Secondary   Secondary   Subtract   Secondary   Secon	RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
Secondary   Secondary   Subtract   Secondary   Secondary   Subtract   Secondary   Subtract   Secondary   Secondary   Secondary   Secondary   Secondary   Subtract   Secondary   Secon	RTS				-	-	-	-	-	-	-	-	-	-	-	-		Return from subroutine
Scc   B   d		В	Dv.Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
Sec   B					_	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Av) - X →-(Ax) -	
STOP	Sec	R			Ч	-	Ч	Н		Н	Ч	Ч	Ч	-	-	-	If cc is true then I's → d	
STOP	000	_	ľ		ľ		ľ	,	u	"		ů	ŭ				l .	
SUB	9NT2		#n		-	-	-	-	_	-	-	-	-	-	-			
Dn,d		RWI		****		-	-			-						_		
SUBA *         WL         s.An          s         e         s         s         s         s         s         s         s         s         s         s         An - s → An         Subtract address (W sign-extended to .L)           SUBI *         BWL         #n,d         ******         d	300	DWL															l	
SUB1 4 BWL         #n,d         ***** d         d	CHDA 4	wı			-	-	_			_						_		
SUBQ <sup>4</sup> BWL         #n,d         ***** d         d				****		В				_						-		
SUBX         BWL Oy, Dx (Ay), -(Ax)         ***** e         e         -         <					_	-	_	_				_				_		
CAyy   CAy   CA					_	0	0	_			_	_				_		
SWAP         W         Dn         -**00         d         -	ZDRX	RMT			9	-	-	-		-	-	-			-			
TAS         B         d $-**00$ d         -         d			-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	
TRAP #n					-	-	-			-	-		-	-	-	-		
TRAPV		В			d	-	d	d	d	d	d	d	d	-	-	-		
TRAPV          -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         If V then TRAP #7         If overflow, execute an Overflow TRAP           TST         BWL         d         -**00         d         -         d         d         d         d         -         -         test d → CCR         N and Z set to reflect destination           UNLK         An          -         d         -         -         -         -         -         An → SP; (SP)+ → An         Remove local workspace from stack	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		
UNLK An d An → SP; (SP)+ → An Remove local workspace from stack					-	_	-	-	-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
UNLK An d An → SP; (SP)+ → An Remove local workspace from stack	TZT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
			An		-	d	-	-	-	-	-	-	-	-	-			Remove local workspace from stack
		BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		-

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS.	overflow set	٧			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Assembler calculates offset
- Long only; all others are byte only

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

N negative, Z zero, V overflow, C carry, X extend \* set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

CCR Condition Code Register (lower 8-bits of SR)

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name:	First name:	Group.
Last name	1 H5t Haine	σισαρ

### ANSWER SHEET TO BE HANDED IN

### Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W #18,-6(A2)	\$005008 C9 10 <b>00 12</b> D4 36 1F 88	No change
MOVE.W \$5004,3(A0,D0.W)	\$005008 C9 10 <b>E7 21</b> D4 36 1F 88	No change
MOVE.B 5(A1),\$18(A1,D1.L)	\$005008 C9 10 11 C8 D4 36 1F <b>36</b>	No change
MOVE.L -\$8(A1),-1(A2,D2.W)	\$005008 C9 10 11 C8 <b>54 AF 18 B9</b>	No change

#### Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	C
\$7F + \$?	8	\$01	1	0	1	0
\$98BD + \$?	16	\$6743	0	1	0	1
\$98BD + \$?	32	\$8000000	1	0	0	0

# Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.							
$\mathbf{D1} = \$00000001$	<b>D3</b> = \$00002206						
$\mathbf{D2} = \$00000022$	<b>D4</b> = \$0000000B						

#### **Exercise 4**

```
CopyDec move.l d0,-(a7)

adda.l d0,a1
adda.l d0,a2

\loop move.b -(a1),-(a2)
subq.l #1,d0
bne \loop
move.l (a7)+,d0
rts
```

```
Сору
             tst.l
                      d0
             beq
                      \quit
                      a1,a2
             cmpa.l
             beq
blo
                      \quit
                      \inc
\dec
             jsг
                      CopyDec
             rts
\inc
                      CopyInc
             jsr
\quit
             rts
```