ALGO QCM

1. Dans un graphe orienté,	s'il existe	un chemin	$x \rightsquigarrow x$	passant pa	ar tous les	sommets du
graphe le graphe est?						

- (a) complet
- (b) partiel
- (c) parfait
- (d) fortement connexe

2.	Dans la forê	t couvrante	associée au	parcours	en profondeur	d'un	graphe	orienté	G,
	les arcs x→y	tels que x e	est le père d	le y sont aj	opelés?				

- (a) Arcs couvrants
- (b) Arcs en arrière
- (c) Arcs en Avant
- (d) Arcs croisés
- 3. Dans un graphe non orienté G=<S,A>, Le sous-graphe connexe maximal G'=<S',A> est une composante connexe du graphe G?
 - (a) vrai
 - (b) faux
- 4. Un graphe partiel G' de G=<S,A> est défini par?
 - (a) $\langle S, A' \rangle$ avec $A' \subseteq A$
 - (b) $\langle S', A \rangle$ avec $S' \subseteq S$
 - (c) < A,S >
- 5. Dans un graphe non orienté, s'il existe une arête x-y pour tout couple de sommet $\{x,y\}$ le graphe est?
 - (a) complet
 - (b) partiel
 - (c) parfait
 - (d) connexe
- 6. Dans un graphe orienté, on dit que l'arc $U = y \rightarrow x$ est ?
 - (a) incident à x vers l'extérieur
 - (b) accident à x vers l'extérieur
 - (c) incident à x vers l'intérieur
 - (d) accident à x vers l'intérieur

- 7. Supposons que *Pref[i]* retourne le Numéro d'ordre préfixe de rencontre d'un sommet i. Lors du parcours en profondeur d'un graphe orienté G, les arcs x→y tels que pref[y] est inférieur à Pref[x] dans la forêt sont appelés?
 - (a) Arcs couvrants
- (b) Arcs en arrière
 - (c) Arcs en Avant
 - (d) Arcs croisés
 - 8. Dans un graphe valué G=<S,A,C>, les coûts sont portés par?
- (a) les relations
 - (b) les sommets
 - 9. Un chemin qui ne contient pas plusieurs fois un même sommet est?
- 🛰 (a) élémentaire
 - (b) optimal
 - (c) plus court
 - (d) une chaîne
- 10. Dans un graphe non orienté, une chaîne dont toutes les arêtes sont distinctes deux à deux et telle que les deux extrémités coïncident est?
 - (a) un circuit
 - (b) un cycle
 - (c) connexe
 - (d) fortement connexe
 - (e) un chemin



QCM 6 Azar Chap20 (condits3 ex 16) fall 23 (late bus)

Choose the one correct answer for each sentence. One answer only unless otherwise indicated.

- 21. The bus you take to school has been late every day this week. You say:
- a. If the bus had arrived on time, I would not have been late for class.
- b. If the bus had arrive on time, I would not have been late for class.
- c. If the bus arrived on time, I would not have been late for class.
- d. If the bus arrived on time, I would not have be late for class.
- 22. The sentence, "If the team had practiced more, they would have won," refers to:
- a. the past.
- b. the future.
- c. the present and the future.
- d. the present.
- 23. You say: "If Kengo had written the paper by himself, there would have been many mistakes." In truth, this means:
- a. Kengo wrote the paper by himself.
- b. There were many mistakes.
- c. Kengo did not write the paper by himself.
- d. Kengo is angry about the paper.
- 24. If you say: "If my sister were rich, she would buy Tesla," this refers to:
- a. The future.
- b. The past.
- c. The present.
- 25. If William to class late today, I ____ him in.
- a. came / would not have let
- b. had come / will not
- c. didn't come / would not
- d. had come / would not have let
- 26. Hank tried to send the president a warning by email last night, but he didn't have enough time. In other words:
- a. If Hank had enough time, he would have sent her a warning.
- b. If Hank hadn't enough time, he would have sent her a warning.
- c. If Hank had had enough time, he would have sent her a warning.
- d. If Hank had had enough time, he would send her a warning.
- 27. Choose the one correct sentence.
- a. If I had been born rich, I will not study.
- b. If I had been born rich, I was happy.
- c. If I had been born rich, I will be happy.
- d. If I had been born rich, I would not have gone to school.

- 28. ____ not all the spectators had arrived, the match took place on time, as planned.
- a. When
- b. If
- c. Even though
- d. Whether
 - 29. Caroline wants to change heaters because the one she has is old. Which sentence matches?
 - a. If her heater were newer, she would have kept it.
- b. If her heater were newer, she would not think about changing it.
- c. If her heater would be newer, she would keep it.
- d. If her heater were newer, she keeps it.
- 30. Which TWO sentences are perfectly correct?
- a. I would have bought the stock only if interest rates had gone down.
- b. I will buy the stock only if interest rates goes down.
- c. I will buy the stock only if interest rates go down.
- d. I will have bought the stock only if interest rates go down.

QCM 6 – OC S3 2023/24 (Week 20 November)

	31. Non-verbal communication can Choose all that apply
	 a) complement a verbal message. b) accentuate verbal communication. c) contradict a verbal message. d) None of the above
	32. A key difference between verbal and non-verbal communication is that
_	 a) Verbal communication is nonlinear. b) Non-verbal communication is linear. c) Verbal communication is linear and nonverbal communication is nonlinear. d) There are no specific differences between verbal and non-verbal cues.
	33. When a teacher pauses during a lecture and looks at students who are talking in order to communicate that they should be quiet, what function is being fulfilled b the non-verbal message?
-	 a) accenting b) complementing c) substituting d) contradicting
	34. Which of the following is NOT a characteristic of non-verbal communication?
-	 a) It remains unaffected by its setting. b) It often operates at a subconscious level. c) It reveals feelings and attitudes. d) It may conflict with verbal messages.
	35. Which of the following statements best describes paralanguage?
_	 a) It involves the speaker's choice of words. b) It can create a distinct impression of the speaker. c) Its main component is body language. d) It exists beside language and interacts with it.
	36. Which of the following is <u>NOT</u> an aspect of paralanguage?
-	 a) facial expressions b) rate of speech c) pitch of voice d) volume of voice

	37. Displays of feelings can vary by culture. Which of the following is NOT true?
	 a) Smiling is generally considered a positive sign. b) Many West African cultures tend to openly express emotions. c) Americans only smile when they are happy. d) In some cultures, excessive smiling may signal shallowness.
	38. In all cultures, smiling a lot is seen as a good thing. True or False?
-	a) True b) False
	39. Non-verbal communication skills are something that we are born with and can't be learnt. True or False?
	a) True
-	b) False
	40. Which country according to the Preferred Interpersonal Distances 2017 study had the shortest personal space preference between themselves and a stranger?
	a) Bulgaria
	b) Romania
	c) Argentina d) Italy

QCM Physique - InfoS3 - 20.11

Pensez à bien lire les questions ET les réponses proposées (attention à la numérotation des réponses)

Q41. Selon des mesures expérimentales, pour un objet réel ayant un comportement proche du corps noir, le spectre de son rayonnement (intensité du rayonnement en fonction de la longueur d'onde λ) dépend de la température de celui-ci.

- a. Vrai
- b. Faux

Q42. Le rayonnement du corps noir, décrit par la loi de Rayleigh-Jeans, est décrit comme la « catastrophe ultraviolette » car:

- a. La densité d'énergie rayonnée diverge vers +∞ pour les courtes longueurs d'onde.
- b. La densité d'énergie rayonnée diverge vers +∞ pour les grandes longueurs d'onde.
- c. La densité d'énergie rayonnée pour les grandes longueurs d'onde est nulle
- d. La densité d'énergie rayonnée pour les petites longueurs d'onde est nulle

Q43. Le quanta d'énergie a pour expression :

- a. $E_0 = hc\lambda$
- b. $E_0 = h\lambda$
- c. $E_0 = \frac{hc}{\lambda}$ d. $E_0 = \frac{hc}{\lambda^2}$


Q44. Sur l'effet photoélectrique, on peut dire :

- a. Qu'il correspond à l'émission d'un photon par irradiation d'un métal par un faisceau d'électrons.
- b. Qu'il correspond à l'émission d'un électron par irradiation d'un métal par un faisceau lumineux.
 - c. Qu'il n'a lieu qu'à partir d'une certaine énergie apportée.
 - d. Qu'il a lieu peu importe l'énergie apporté.

Q45. Selon le modèle de Bohr de l'atome d'hydrogène, lors de la désexcitation d'un électron d'un niveau supérieur vers un niveau inférieur, il y a :

- a. Absorption d'un quanta d'énergie.
- b. Emission d'un quanta d'énergie.

Les Q46&47. s'appuient sur le diagramme d'énergie ci-dessous de l'atome d'hydrogène de Bohr.



Q46. L'énergie à fournir pour passer de l'état fondamental à l'orbite n = 3 est égale à :

- a. 12,09 ev
- b. -12,09 ev
- c. 1,51 ev
- d. -1,51 ev

Q47. La longueur d'onde correspondant à une transition de l'état n = 3 vers l'état n' = 2 vaut :

a.
$$\lambda = hc |\Delta E_{3\rightarrow 2}|$$

b.
$$\lambda = hc \Delta E_{3\rightarrow 2}$$

c.
$$\lambda = \frac{\hbar c}{|\Delta E_{3\rightarrow 2}|}$$

d.
$$\lambda = \frac{hc}{\Delta E_{3\rightarrow 2}}$$

Q48. Selon le modèle de Bohr de l'atome d'hydrogène, le rayon d'une orbite électronique numérotée $n \in \mathbb{N}^*$ est lié au rayon a_0 de l'orbite de plus basse énergie par la relation :

a.
$$r_n = a_0 n$$
; $n = 1, 2, 3 ...$

b.
$$r_n = a_0 n^2$$
; $n = 1, 2, 3 ...$

c.
$$r_n = \frac{a_0}{n^2}$$
; n = 1, 2, 3...

c.
$$r_n = \frac{a_0}{n^2}$$
; $n = 1, 2, 3 ...$
d. $r_n = \frac{a_0}{n}$; $n = 1, 2, 3 ...$

Q49. Selon le modèle de Bohr de l'atome d'hydrogène, l'énergie d'une orbite électronique numérotée $n \in \mathbb{N}^*$ est lié à l'énergie E_1 de l'orbite de plus basse énergie par la relation :

a.
$$E_n = E_1 n^2$$
; $n = 1, 2, 3 ...$

b.
$$E_n = E_1 n$$
; $n = 1, 2, 3 ...$

c.
$$E_n = \frac{E_1}{n^2}$$
; $n = 1, 2, 3$...

d.
$$E_n = \frac{\ddot{E_1}}{n}$$
; $n = 1, 2, 3$...

Q50. Le spectre lumineux visible de l'hydrogène est :

- a. Un continuum de longueurs d'onde du violet au rouge d'intensité constante.
- b. Un continuum de longueurs d'onde du violet au rouge avec un pic d'intensité pour une certaine longueur d'onde.
- c. Un spectre composé de plusieurs raies lumineuses distinctes.
- d. Un spectre composé d'une seule raie lumineuse.

QCM 6 Architecture des ordinateurs

Lundi 20 novembre 2023

Pour toutes les questions, une ou plusieurs réponses sont possibles.

- 51. Choisir les réponses correctes.
 - A. Un mot de 16 bits peut être empilé.
 - B. Un mot de 32 bits peut être empilé.
 - C. Un octet peut être empilé.
 - D. Aucune de ces réponses.
- 52. Pour empiler une donnée :
 - A. On incrémente A7 d'abord.
 - B. Aucune de ces réponses.
 - C. On ne change pas A7.
 - D. On décrémente A7 d'abord.
- 53. Soit l'instruction suivante : MOVEM.L D1-D3/A4/A5,-(A7)

Quelle instruction est équivalente?

- A. MOVEM.L D1/D3/A4/A5,-(A7)
- B. MOVEM.L A4/A5/D1/D2/D3,-(A7)
- C. MOVEM.L D1/D3/A4-A5,-(A7)
- D. Aucune de ces réponses.
- 54. Soient les deux instructions suivantes :

CMP.W D1,D2

BLE NEXT

Branchement à NEXT si :

- A. D1 = \$18929218 et D2 = \$18929218
- B. D1 = \$92181892 et D2 = \$92181892
- C. D1 = \$18929218 et D2 = \$92181892
- D. D1 = \$92181892 et D2 = \$18929218

55. Soient les deux instructions suivantes :

CMP.B D1,D2

BLE NEXT

Branchement à NEXT si :

- A. D1 = \$18929218 et D2 = \$92181892
- B. D1 = \$92181892 et D2 = \$92181892
- C. D1 = \$18929218 et D2 = \$18929218
- D. D1 = \$92181892 et D2 = \$18929218

56. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. SUBQ.L #3,D0
- B. SUBQ.L #42,D3
- C. SUBQ.L #8,A2
- D. SUBQ.B #2,(A2)

57. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. SUBI.L #42,D0
- B. SUBI.L D2,D3
- C. SUBI.L #8,A2
- D. SUBI.B #2,(A2)

58. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. MOVEQ.L D1,D0
- B. MOVEQ.B #42,D0
- C. MOVEQ.W #42,D0
- D. MOVEQ.L #42,D0

59. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. MOVEA.L #50,D0
- B. MOVEA.L #50,A0
- C. MOVEA.B #50,D0
- D. MOVEA.B #50,A0

60. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. SWAP.W D7
- B. SWAP.W A1
- C. SWAP.L A4
- D. SWAP.B D7

Architecture des ordinateurs – EPITA – S3 – 2023/2024

EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Siza	Operend						placemen	t	Operation	Description						
	BWL	s.d	XNZVC	Dn			(An)+	-(An)						(i.PC.Rn)		1	
ABCD	8	Dy,Dx	*U*U*	6	-	-	-	-	-	-	-	-	-	-	-	$Dy_{0}+Dx_{0}+X\rightarrow Dx_{0}$	Add 8CO source and eXtend bit to
.,	-	-(Ay),-(Ax)				-	-	е	-	-	-	-	-	- '	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCO result
ADD 4	BWL	s,Dn	****	е	2	s	s	8	2	2	S	8	8	s	s ⁴	s + Bn → Dn	Add binary (ADD) or ADDD is used when
noo		Dn,d		e	ď	ď	ď	ď	đ	ď	ď	d	_	_		Dn+d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		8	е	s	S	2	S	8	8	8	2	s		s + An → An	Add address (.W sign-extended to .L)
ADDI 4		#n,d	****	ď	-	ď	d	d	ď	d	d	d		-		#n + d → d	Add immediate to destination
ADDO 4		#n,d	****	ď	d	ď	ď	ď	ď	d	d	ď	_	_		#n+d → d	Add quick immediate (#n range: 1 to 8)
ADOX		Dy,Ox	****	6	u		-	<u> </u>		-	-	-		-		$D_{V} + D_{X} + X \rightarrow D_{X}$	Add source and eXtend bit to destination
AUUA	מאר	-(Ay)(Ax)	1	E				6		_	-	1 [_	- 1	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	And and be and bracks are to appearation
AND 4	BWL		-**00	Ė	H		-		_				S	s		s ANO Dn → Dn	Logical ANO source to destination
AND .	חוום	n0,2		e	-	8	2	8	g S	z d	a b	. s		-		Dn AND d → d	(ANDI is used when source is #n)
ANDI A	F13426 -	Dn.d	-**00	9	-		d	d	_		d	_				#n AND d → d	Logical AND immediate to destination
ANDI ⁴	BWL			d	-	d ·	d	d	d	d		d	-	٠			Logical AND immediate to CCR
ANDI 4	В	#n,CCR	23225	-	-	-	- '	-	-	-		-	-	-		#n AND CCR → CCR	
ANDI ⁴	W	#n,SR	25032	-	-	-	-	-		-	-	-	-	-	8	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	B -	-	•	-	-	-	-	-	-	-	-	-	X 🖚 🕶 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n.Dy		q	-	-	-	-	1	-	-	-	-	-	2	₽	Arithmetic shift Dy #n bits L/R (#n: I to 8)
	W	q		-	-	d	d	d	d	d	ď	d	-	-	-		Arithmetic shift ds bit left/right (W unly)
Bcc	₽W3	address ²	j	-	-	-	- !	-	-	-	-	-	-	-	-	if cc true then	Brench conditionally (cc table on back)
			<u> </u>													address → PC	(8 or 16-bit ± affset to address)
BCHG	BL	Dn,d	*	e'	-	d	d	d	d	d	d	d	-	-	- 1	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	ĺ	#n,d	l	q,	-	d	d	d_	d	d	d	d	-	-		NOT(bit a of d) \rightarrow bit a af d	invert the bit in d
BCLR	ΒL	Dn,đ	*	e	-	d	d	d	d	d	d	d	-	-		NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d		-	S	0 → bit number of d	clear the bit in d
BRA	BM ₃	address ²		-	-	-	-	-	-	-		-	-	•	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	BL	Dn.d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Zwith state of specified bit in d then
	- "	#n,d		ď		d	l d	d	d	d	d	d	-	-	8	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-			-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BIST		On,d	*	E	-	d	d	ď	d	d	d	d	ď	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
5141	١, ,	#n,d		ď	_	ď	ď	۱ä	d	l ă	ď	١ā	ď	ا		NOT(bit #n of d) \rightarrow Z	Leave the bit in dunchanged
CHK	W	s,On	-*000		-	3	3	s	8	S	S	S	3	s		if On <o on="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BMF	d	-0100	d		d	d	d	d	d	d	4	-	-	-	D → d	Clear destination to zero
CMP 4		s,Dn	_***	E	s ⁴	8	s	8	8	S	s	8	s	s	84	set CCR with On - s	Compare On to source
CMPA 4	WL	s,An	_***	┿	9	8	s	2	8	8	2	s	8	S		set CCR with An - s	Compare An to source
	BWL	#n,d	_****	d	- 5	ď	d	ď	d	d	1	d	-			set CCR with d - #n	Compare destination to #n
CMPI 4			l .	-	-	-		-	-	-	-	-	-	-	1	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
CMPM 4	BMF	(Ay)+.(Ax)+		-	-		8	<u> </u>	 -		+ -	+-	-	-	-	if cc false then { On-l → On	Test condition, decrement and branch
OBcc	W	Dn.addres ²		"	-	-	-	•] -	-	*	-	-	"	-	if On <> -1 then addr → PC }	(16-bit ± offset to address)
B.110	1		-***0	⊢	\vdash		┼—	-		 	-	+-	 _	 	+-	±32bit On /±16bit s → ±On	Dn= [16-bit remainder, 16-bit quotient]
DIVS	W	s,Dn_	1 -	1 "	-	S	2	8	S	_ 2	S	S	8	8	8	32bit On / 16bit s → On	On= [16-bit remainder, 16-bit quotient]
DIVU	W	s,On_	-***0	۳.	-	2	8	8	S	S	S	S	2	8	S4		Logical exclusive DR On to destination
EOR 4	BWL	Dn,d	-**00		-	d	d	d	d	<u>d</u>	4	q	-	-		On XOR d → d	
EORI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	1	<u> -</u>	<u> </u>		#n XOR d → d	Logical exclusive OR #n to destination
EDRI *	B	#n,CCR	88888	-	-	-	-		-	•	<u> -</u>	-	-	<u> </u>	+	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI 4	W	#n,SR	85888	-	-	-	-		-	-		-	-	١.	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx.Ry		е	В	-	-	-	-	-	-	-	-	-	<u> -</u>	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	·	-	-	-	_	-	-	•	-	17-	$DrB \rightarrow DrW \mid DrW \rightarrow DrF$	Sign extend (change .8 to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-			1.	PC→-(SSP): SR→-(SSP)	Generate Illegal Instruction exception
JMP	1	d		-	-	d	-	-	d	d	d	d	d	d	1-	1d → PC	Jump to effective address of destination
JSR	1	d		1-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine et address d
LEA	1	nA.z	 	1-	В	8	١.	-	s	2	8	8	2	8	1-	↑s → An	Load effective address of a to An
LINK	┿	An,#n		+	- 5	-		+	-	-	-	+ -	 	-	+-	$An \rightarrow -(SP)$; $SP \rightarrow An$;	Create local workspace on stack
LUNK		АП,#П		1		`		-	1	-		-	1			SP + #n → SP	(negative n to allocate space)
Tri	mu	D., D.	***0*	+	+	-		+	+	-	+-	+	+-		+-		Logical shift Dy, Dx bits left/right
TZF	BMF	Dx.Dy	"""	1 -	-] -	-	1	-	-	1.	1 -	-		1	i d	Lagical shift Dy, #n bits L/R (#n: 1 to 8)
LSR		#n,Dy		d	-	1]]						1	S	0 → C	Logical shift of 1 bit left/right (W only)
14000 1	W	ď	4+00	1 -	-	d	d	d	<u>d</u>	d	<u>d</u>	d	1	+ -		<u> </u>	
MOVE 4	$\overline{}$	b,z	-**00	٠,	+-	8	e	В	9	8	E	е	S	8	84	s → d	Move data from source to destination
MOVE	W	s,CCR	60230		١-	8	2	8	S	2	S	2	2	8	8	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	E2325	8	1-	3	8	S	8	8	8	8	2	8	S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR,d		d		d	d	d	d	d	d	d	-	-	<u> </u>	SR → q	Nove Status Register to destination
MOVE		nA,92U		-	d	-	-	-	-	-	-	-	-	-	T -	USP → An	Move User Stack Pointer to An (Privileged)
		An,USP		-	S	-	-	-	-	-	-	-	-		-	An → USP	Move An to User Stack Pointer (Privileged)
—	BWL		XNZVC	: Dr		(An)) (An)+	-(An)	(i,An	(i.An.Rn) abs.V	W abs.	L (i.PC)	(i,PC,Rn) #r		
ш,	Total	. a,u		100	. 1	I VWI	- 1 6-114	7 114)	4-94-94	1.5.040				1		1	

Architecture des ordinateurs – EPITA – S3 – 2023/2024

Opcode	Size	Operand	CCR	E	Hec	tive i	Addres	Z Z=ZI	JUCCE, I	d=destina	tion, e=	eithe	r, i=dis	placemen	t	Operation	Description
'	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	ebs.L	(i,PC)	(i,PC,Rn)	#n		
MDVEA*		nA,z		8	В	S	2	S	S	S	S	2	S	S	s	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM		Rn-Rn,d		-	-	đ	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	2	s	-	8	2	s	S	S	S	-	$s \rightarrow Registers$	(.W source is sign-extended to .L for Rn)
MOVEP	WL	On,(i,An)		8	•	-	-	-	d	-	-	-	-	•	-	Ðn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
		(i,An),Bn		ď	-	-	-	-	2	-	-	•	-	-	-		(Access only even or odd addresses)
MDVEQ*	L	#n,Dn	-**00	ď.	-		-	-	-	•	-	-	-	-		#n → Dn	Move sign extended 8-bit #n to On
MULS	W	s,Dn	-**00	B	-	2	S	8	2	2	2	8	S	S	8	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit: result: signed 32-bit
MULU	W	r.On	-**00	6	-	S	S	\$	2	8	S	8	2	2	8	16bit s * 16bit On → Dn	Multiply unsig'd 16-bit: result: unsig'd 32-bit
NBCO	В	d	*U*U*	d	•	d	d	q	d	d ·	ď	d	-	•	-	D - d _{ID} - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	ď	d	d	d	d	d	-	-	-	0-d > d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	ď	d	д	d	d	d	р	- 7	-	-	0 0 11 7 0	Negate destination with eXtend
NOP				-	-		-	-	-	-	-		- 2		-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	Ь	ъ	d	d	d	-	-	-	MOT(q) → q	Logical NOT destination (I's complement)
OR 4	BWL	s,Or	-**00	9	-	2	2	8	2	S	s	2	2	S	s	s OR On → On	Logical OR
		Dn.d		е	[-]	d	_ d	d	d	d	d	đ	-	-	-	On OR $d \rightarrow d$	(ORI is used when source is #n)
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	ď	d	d	д	-	-		#n DR d → d	Logical OR #n to destination
ORI 4	B	#n,CCR	88888	-	-	-	-	-		_	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI 4	₩	#n,SR		-	-	-	-		-	-	-	-	-		s	#n OR SR → SR	Logical BR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	2	8	2	S	S	S	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-		-	-	•		-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
RDL	BWL	Dx.Dy	-**0*	B	-	-	-	-	-	-	950	-	-	-	-	(all	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-		-	-	-	-	-	-	- 1	12	2		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	Ŀ	d	d	d	d	d	d	đ	-	-	-	L>C	Rotate d 1-bit left/right (.W only)
ROXL		Dx.Dy	***0*	е	-	•	-		-	-	-	-	-	-	-	C - X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Oy		d	-	70	-	-	-	-	-	-	-	27	S	X-41-c	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	ď	d	ď	<u> </u>		٠		Rotate destination 1-bit left/right (.W only)
RTE			*****	-	-	-	-	-	-	_	-		-	34	-	$(SP) \rightarrow SR; (SP) \rightarrow PC$	Return from exception (Privileged)
RTR.			62003	*	-	-	-	-	-	-	-	-	<u> </u>	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS '				-	-	-	-	*	-	-	•	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	B	Dy.Dx	*U*U*	e	-	-	-	-	٠ ا	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCO source and extend bit from
		-(Ay),-(Ax)		-	-	-	-	8	-	-	-	•			٠	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Sec	8	d		ď	-	d	ď	d	d	d	d	đ	-	-	-	If cc is true then I's \rightarrow d	If cc true then d B = 111111111
													<u> </u>		<u> </u>	else O's → d	else d.B = 00000000
STOP		#n	20344	-	-	50	-	-		-	-		-	-	8		Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	8	S	S	S	S	\$	S	S	8	S	s	S	On - s → On	Subtract binary (SUBI or SUBI) used when
		On,d		В	ď	d	d	d	d	q	đ	d	٠.	-	-	d - On → d	source is #n. Prevent SUBQ with #n.L)
SUBA *		s,An		S	В	8	8	S	2	8	S	S	S	2	2	An - s → An	Subtract address (.W sign-extended to .t.)
SUBI 4		#n,d	****	d		d	d	d	d	d	d	d	-		2	d - #n → d	Subtract immediate from destination
2080 4	BWL	#n,d	****	d	4	4	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SABX	BWL	Dy.Dx	****	8	-	-	•	7	-	-	-	0.00	-	-	-	$0x - 0y - X \rightarrow 0x$	Subtract source and extend bit from
101	,	-(Ay),-(Ax)		-	-	٠	-	6	-	-	-	-	-	-	<u> -</u>	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	_	On	-**00		-	-	-	-		-	-	-	-	<u> </u>	-	bits[31:16] ← → bits[15:0]	Exchange the IG-bit halves of On
TAS	В	d	-**00	ď	1-	d	d	d	d	d	d	d	-	-	-	test d→CCR; I →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-		-	S	PC→-(SSP);SR→-(SSP);	Push PC and SR, PC set by vector table #n
				L	Ш	-	-	ļ		<u> </u>		ļ			\vdash	(vector table entry) → PC	(#n range: 0 to 15)
TRAPY				-	-	-	<u> </u>	-	-	-	-	-	<u> • </u>	<u> </u>	+-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL		-**00	q	-	d	d	d	d	d	d	d	-		-	test d → CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-		-		-	-	4 BE:	- C. D.D.C.	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL.	b,z	XNZVC	Un	An	(An)	(An)+	-(An)	(i,An)	(i,An,Kn)	abs.W	abs.l	(i,PC)	(i.PC,Rn)	#n		

Condition Tests (+ DR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)												
CE	Condition	Test	CC	Condition	Test							
T	true	1	VC	overflow clear	īV							
F	false	0	VS	overflow set	٧							
Hla	higher than	!(C + Z)	PL	plus	2N							
TZ _n	lower or same	C + Z	MI	minus	N							
HS", CC"	higher or same	!C	GE	greater or equal	!(N 🕁 V)							
LO", CS"	lower than	C	LT	less than	(N ⊕ V)							
NE	not equal	17	GT	greater than	![(N & V) + Z]							
EQ	equal	7	LE	less or equal	(N ⊕ V) + Z							

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend
 - * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A. I. D or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.