Contrôle S3 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$FFFF000A A0 = \$00005000 PC = \$00006000

D1 = \$10000002 A1 = \$00005008 D2 = \$0000FFFA A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

Exercice 3 (3 points)

Réalisez le sous-programme **StrLen** qui renvoie la taille d'une chaîne de caractères. Une chaîne de caractères se termine par un caractère nul (la valeur zéro). À l'exception des registres de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de ce sous-programme.

<u>Entrée</u> : **A0.L** pointe sur le premier caractère d'une chaîne de caractères.

<u>Sortie</u> : **D0.L** renvoie le nombre de caractères de la chaîne (sans le caractère nul).

Exercice 4 (2 points)

Répondez aux questions sur le document réponse.

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
           move.l #$8765,d7
           moveq.l #1,d1
next1
            tst.b d7
            bpl
                   next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
            cmpi.b #$80,d7
                 next3
            ble
           moveq.l #2,d2
next3
            clr.l
           move.l #$5555,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
            bne
                   loop3
next4
            clr.l
                    d4
                   #$45,d0
            move.w
loop4
            addq.l
                   #1,d4
            dbra
                   d0,loop4
                                  ; DBRA = DBF
next5
           move.l d7,d5
                   d5
            swap
            rol.l
                    #4,d5
next6
           move.l
                   d7,d6
                   #$86,d7
            cmpi.w
            blt
                    next6_1
            ror.w
                    #8,d6
            ror.b
                    #4,d6
next6_1
                    #4,d6
            rol.w
                    d6
            swap
quit
            illegal
```

Opcode	Size	Operand	CCR	1	Her	tive	Addres	2=2	DULCE	d=destina	tinn e	=eitho	r. i=die	placemen	t	Operation	Description
henne	BWL	s.d	XNZVC	-	An	_	(An)+	-(An)						(i,PC,Rn)		Oper Bulun	обастрион
BCD	-	Dy,Dx	*U*U*	В	-	-	(rui)	-	-	(1,711,111)	-	-	-	-	-	$Dy_{i0} + Dx_{i0} + X \rightarrow Dx_{i0}$	Add BCD source and eXtend bit to
טטנ	u	-(Ay),-(Ax)		6	21.E.V. 21.E.V.	25	:5 :22	В	2	2	2	•	2	04	907.0 3033		destination, BCD result
nn 4	mun		****	-	-	_		-				_			-		
DD ⁴	BWL	s,Dn		8	S	S	2	S	S	S	S	S	8	8	s4	s + Dn → Dn	Add binary (ADDI or ADDI is used when
		Dn,d		В	d ⁴	d	d	d	d	d	d	d	₹.	655	2 5 3	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
DDA ⁴		s,An		S	8	8	S	8	S	8	8	S	8	8	S	s + An → An	Add address (.W sign-extended to .L)
DDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	р	d	2	32	8	#n + d → d	Add immediate to destination
DDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	р	d		- 19 4	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
DDX		Dy.Dx	****	В);=::	-	-	-	-	28.0	-		-		2:42	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		_	42		12	В	-	-	2	_	2	12		$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
ND ⁴	BWL	s,Dn	-**00	В		S	z	8	S	8	8	S	8	8	s ⁴	s AND Dn → Dn	Logical AND source to destination
MU	UIIL	Dn,d				d	ď	ď	ď	ď	ď	d	°	-	•	Dn AND d → d	(ANDI is used when source is #n)
MDI 4	пил		-**00	В	-		_										1000
NDI ⁴		#n,d	200	d	•	d	d	d	d	d	d	d		-	S	#n AND d → d	Logical AND immediate to destination
NDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	8	#n AND CCR → CCR	Logical AND immediate to CCR
NDI ⁴		#n,SR		-	-	-	+	-	-		8		*		8	#n AND SR → SR	Logical AND immediate to SR (Privilege
SL	BWL	Dx,Dy	****	В	8. 8 .8	-	2.5	-		100	=	1.0	==		: - :	X To the second	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-		(2)	2	2	121	·	120	2	1921	S		Arithmetic shift Dy #n bits L/R (#n: 1 t
	W	d		-		d	d	d	d	d	d	d	*	(*)		□ □□□□□X	Arithmetic shift ds 1 bit left/right (.W o
CC	BM ₃	address ²		-		-	-	-	-	-	-	-	-	: - :		if cc true then	Branch conditionally (cc table on back)
uu	LINE:	uuui saa		NAME:	177,5%	853	20,11	100		150051	900		- 00	65661	SOLITE	address → PC	(8 or 16-bit ± offset to address)
CHG	B L	Dn,d	*	e		d	d	d	d	d	d	d	-	-		NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d the
ьпо	D L			q	:: : ::	1.1500	9300	20	30.73	5800	939	620					
ni n		#n,d	*	-	-	d	d	d	d	d	d	d	-	S.F.:	8	NDT(bit n of d) → bit n of d	invert the bit in d
CLR	BL	Dn,d	×	e,	-	d	d	d	d	d	d	d	2		-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d the
		#n,d		ď	*	d	d	d	d	d	Ь	d	*		8	D → bit number of d	clear the bit in d
RA	BM ₃	address ²		-	(*)	+			-	-				S#5	: : ::	address → PC	Branch always (8 or 16-bit ± offset to a
SET	BL	Dn,d	*	B	-	d	d	d	d	d	р	d		-		NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d the
		#n,d		ď	2 4 2	d	d	d	d	d	d	d	¥.,	-	2	1 → bit n of d	set the bit in d
SR	BM ₃	address ²		-	791	-	-	-	-	-	-	-	-	1000		$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offs
TZT		Dn.d	*	el		d	d	d	d	d	Ь	d	d	d		NDT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d
101	u L	#n,d		ď	1878 2878	ď	ď	ď	ď	ď	ď	d	ď	ď	2	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
IIV	W		-*000	_	-	-						_			_		
HK		s,Dn		8	-	8	8	S	8	8	8	S	8	8	8	if Dn<0 or Dn>s then TRAP	Compare On with D and upper bound (s
LR		d	-0100	d	-	d	d	d	d	d	d	d	-		-	□ → d	Clear destination to zero
MP 4		s,Dn	_***	В	s4	8	S	8	8	8	8	S	2	8	s4	set CCR with Dn - s	Compare On to source
MPA 4		в,Ап	-***	8	В	8	8	8	S	S	2	S	8	8	8	set CCR with An - s	Compare An to source
MPI 4	BWL	#n,d	_****	d		d	d	d	d	d	d	d	+		S	set CCR with d - #n	Compare destination to #n
MPM 4	BWL	(Ay)+,(Ax)+	_****	-	888	-	В	-	-	-	-		-	1075		set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and
Bcc	W	Dn,addres ²		-	_	21	10	-	-	120	2	-	2	702	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
	3000	D II, G G G G G														if Dn ⇔ -1 then addr → PC }	(16-bit ± offset to address)
IVS	W	- D-	-***0	-		_		_	-	-	_	_	-	- 2		±32bit Dn / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient
		s,Dn	-	В	-	2	S	8	2	8	S	S	2	8	8		
IVU	-	s,Dn	-***0	8	-	8	2	8	8	8	8	8	2	2	2	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient
OR 4		Dn,d	-**00	8	•	d	d	d	d	d	d	d	2	-	54	Dn XDR d → d	Logical exclusive DR Dn to destination
ORI 4	BWL	#n,d	-**00	d	*	d	d	d	d	d	р	d			S	#n XDR d → d	Logical exclusive DR #n to destination
ORI ⁴	8	#n,CCR		-		-	-	-	-		-		=	87	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
ORI ⁴	W	#n,SR		-	-	2	12	-	2	-	- 1	-	2	- 4	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privilege
XG		Rx,Ry		В	В	-	-	-	-		2	-	2		-	register ←→ register	Exchange registers (32-bit only)
XT		Dn	-**00	d		-	-	-	-	-	-		-	-			Sign extend (change .B to .W or .W to .l
	WL	UII	00	u	-	-	-					_	-	-			
LEGAL	- 77			-	•	-		-	-		-	-	-	355	•	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
MP		d		-	-	d	1	-	d	d	d	d	d	d	•	↑d → PC	Jump to effective address of destination
SR		d		-	-	d	12	-	d	d	р	d	d	d		PC → -(SP); ↑d → PC	push PC, jump to subroutine at address
EA	L	s,An			В	8	12	1	8	8	8	S	8	2		↑s → An	Load effective address of s to An
NK		An,#n				+	*	-	-				*	3.00		$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
100		000000000														SP + #n → SP	(negative n to allocate space)
SL	RWI	Dx,Dy	***0*	В	888	្ន	-	_		- 12		-		041	4		Logical shift Dy, Dx bits left/right
SR SR	UIIL	#n,Dy		1000									ا أ			° ₹1	
716	w			d		_	-	3		-	j	_	8	8 .5 6	2	0 → C X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
- A	W	d .		-	-	d	d	d	d	d	р	d		-	-		Logical shift d 1 bit left/right (.W only)
OVE 4		b,a	-**00	В	s4	В	В	В	В	В	В	В	8	8	s4	$s \rightarrow d$	Move data from source to destination
OVE	W	s,CCR	====	S	-	S	2	S	8	S	S	S	S	8	8	$s \rightarrow CCR$	Move source to Condition Code Registe
DVE		s,SR		S	per:	S	S	8	8	8	S	8	8	8	S	$s \rightarrow SR$	Move source to Status Register (Privileg
OVE		SR,d		d		d	d	d	d	d	d	ď	2	-	-	SR → d	Move Status Register to destination
OVE	1	USP,An		-	d	-	-	-	-	-	-	-		2/4/3	1,20	USP → An	Move User Stack Pointer to An (Privileg
UYL	L				-			1	1								
	BWL	An,USP		-	2	-	-	-	-		-	-	6.55	4.00.0	-	An → USP	Move An to User Stack Pointer (Privileg
	LUM/I	b,z	XNZVC	1 fin	I An	(An)	(An)+	-(An)	((An)	(i,An,Rn)	ans W	ans	LOPE)	(i,PC,Rn)	#n	I	

Opcode	Size	Operand	CCR	E	He	tive	Addres	s s=s	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
•	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		•
MOVEA4	-	s,An		S	В	S	S	S	8	S	2	S	S	S		s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		-		d	-	d	d	d	d	d		-	-	Registers → d	Move specified registers to/from memory
	.5000	s,Rn-Rn		-	-	8	s	-	8	S	S	S	2	8	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	8	d	-	8	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	8	-	-		-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ	L	#n,Dn	-**00	d		*	-	-	-		-	*			8	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	8	S	±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	В	-	S	S	S	S	8	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	6.40	-	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	35	1.	D - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	18	-		D - d - X → d	Negate destination with eXtend
NOP				2	-	-	2	-	-	140	- 2	-	2	32	-	None	No operation occurs
NOT	BWL	d	-**00	d		d	d	d	d	d	d	d		1941	*	$NDT(d) \rightarrow d$	Logical NOT destination (I's complement)
DR ⁴	BWL	s,Dn	-**00	В	28	8	s	S	S	S	S	S	S	8	s ⁴	s DR Dn → Dn	Logical DR
		Dn,d		В	-	d	d	d	d	d	d	Ь	2	(2)	-	Dn DR d → d	(DRI is used when source is #n)
DRI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d		-	8	#n DR d → d	Logical DR #n to destination
DRI ⁴	В	#n,CCR		-		-	-	-	-	(#)	-	750	- 8	200	8	#n DR CCR → CCR	Logical DR #n to CCR
DRI ⁴	W	#n,SR		-	-	-	-	-	-51	1,70	-	-	5			#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	L	S		-	-	S	12	2	S	S	8	S	S	S	12	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET					-	-	-	-	-	-	-	-	-	14	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	В	-	-	-	-	-	7-3	-	-		-	-		Rotate Dy, Dx bits left/right (without X)
RDR		#n,Dy		d	-	-	- 1		-		-	-	_	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d		(14)	-		Rotate d 1-bit left/right (.W only)
RDXL	BWL	Dx,Dy	***0*	В	(m)	-	-	-	-	-	н	(* 3	+	3-1	(10)	C → X	Rotate Dy, Dx bits L/R, X used then updated
RDXR		#n,Dy		d	-	-	9	2	2	-	-	-	2	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	846	-	X - X - C	Rotate destination 1-bit left/right (.W only)
RTE				÷	9.#E	-	-	-	-	-	-	S=8				$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-			3	8	-			•	-			$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	Par.	-	-	2	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	В	*	-	*	*	-	-	-			-	*	$Dx_{I0} - Dy_{I0} - X \rightarrow Dx_{I0}$	Subtract BCD source and eXtend bit from
ranavaran.	3 -63	-(Ay),-(Ax)			:=:(17.	В	-	-	-	-		0.70	100	$-(Ax)_{10}$ $-(Ay)_{10}$ $-(Ax)_{10}$	destination, BCD result
Scc	В	d		р		d	d	d	d	d	d	ď	-		-	If cc is true then is \rightarrow d	If cc true then d.B = 111111111
																else D's → d	else d.B = 00000000
STOP		#n		-	-	-	-	×	-	5+3					2	#n → SR; STDP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	В	S	8	S	S	S	8	S	8	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBO used when
		Dn,d		В	d ⁴	q	d	d	d	d	d	Р	2	1020	: <u>-</u> -	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	В	8	8	S	S	S	S	S	S	S	8	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n,d	****	d		d	d	d	d	d	d	d		5(- 5)	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	873	8	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy.Dx	****	В	-	2	221	2	2	2	2	125	2	920	20	Dx - Dy - X → Dx	Subtract source and eXtend bit from
		-(Ay),-(Ax)			-	-	-	В			Β.	300	+	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	100			-	-	25	-	85%	=	870	100	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
ZAT	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR$; $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to I
TRAP	- 0.0	#n		949	-	-	- 12	-	-	-	-	220	-	92	8	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) → PC	(#n range: 0 to 15)
TRAPV					•	7	-	-	-	151	-	•	5	1871		If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL	d	-**00	d		d	d	d	d	d	d	d	2	821		test $d \rightarrow CCR$	N and Z set to reflect destination
UNLK		An		(in)	d	-	-	-	-		-		-	0.40	-	$An \rightarrow SP$; $(SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	b,z	XNZVC	Πn		(An)	(An)+	-(An)	(i An)	(i,An,Rn)	ahs W	ahe I	(i PC)	(i,PC,Rn)	#n		

Condition Tests (+ DR, ! NDT, ⊕ XDR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC		Test			
T	true	1	VC.	overflow clear	!V			
F	false	0	VZ.	overflow set	V			
Ηľ	higher than	!(C + Z)	PL	plus	!N			
r2 _n	lower or same	C+Z	MI	minus	N			
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CSª	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	1Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7)
On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- ↑ Effective address
- Long only; all others are byte only
- 2 Assembler calculates offset
- PC Program Counter (24-bit)

 SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

- N negative, Z zero, V overflow, C carry, X extend
- * set according to operation's result, ≡ set directly
- not affected, O cleared, 1 set, U undefined
- Branch sizes: .8 or .\$ -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Nom:	. Prénom :	Classe:
1 1 O 1 1 1	. 1 1 (110111	. G1033C

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre		
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C		
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement		
MOVE.W #\$2A,(A0)+	\$005000 00 2A 18 B9 E7 21 48 C0	A0 = \$00005002		
MOVE.W \$500A,-2(A1)	\$005000 54 AF 18 B9 E7 21 11 C8	Aucun changement		
MOVE.L #45,-(A1)	\$005000 54 AF 18 B9 00 00 00 2D	A1 = \$00005004		
MOVE.B 11(A0),-9(A2,D2.W)	\$005000 54 C8 18 B9 E7 21 48 C0	Aucun changement		
MOVE.L -2(A1),-16(A1,D0.W)	\$005000 54 AF 48 C0 C9 10 48 C0	Aucun changement		

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$8A + \$A8	8	\$32	0	0	1	1
\$8A + \$A8	16	\$0132	0	0	0	0
\$5243 + \$7ACD	16	\$CD10	1	0	1	0
\$80000000 + \$80000000	32	\$0000000	0	1	1	1

Exercice 3

```
StrLen move.l a0,-(a7)

clr.l d0

\loop tst.b (a0)+
beq \quit

addq.l #1,d0
bra \loop

\quit movea.l (a7)+,a0
rts
```

Exercice 4

Question	Réponse
Les instructions BRA et BSR sont-elles équivalentes ?	Non
Les instructions JMP et JSR sont-elles équivalentes ?	Non
Quelle est la taille du bus de donnée du 68000 ?	16 bits
Donnez trois instructions relatives aux sous-programmes.	BSR, JSR, RTS

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.								
D1 = \$00000001	D3 = \$00000055	D5 = \$76500008						
D2 = \$00000002	D4 = \$0000046	D6 = \$76580000						