Final Exam S2 Computer Architecture

Duration: 1 hr 30 min

Answer on the answer sheet <u>only</u>.

Do not show any calculation unless you are explicitly asked.

Do not use a pencil or red ink.

Exercise 1 (5 points)

- 1. Convert the numbers given on the <u>answer sheet</u> into their **single-precision** IEEE-754 representations. Write down the final result in its **binary form** and specify the three fields.
- 2. Convert the **double-precision** IEEE-754 words given on the <u>answer sheet</u> into their associated representations. If a representation is a number, use the base-10 following form: $k \times 2^n$ where k and n are integers (either positive or negative).

Exercise 2 (5 points)

Answer the questions on the answer sheet.

Exercise 3 (6 points)

The table shown on the <u>answer sheet</u> gives the sequence of a counter we want to design. This counter should be made up of JK flip-flops.

- 1. Complete the table shown on the <u>answer sheet</u>.
- 2. Write down the most simplified expressions of J and K for each flip-flop on the <u>answer sheet</u>. <u>Complete the Karnaugh maps for the solutions that are not obvious</u>. An obvious solution does not have any logical operations apart from the complement (for instance: J0 = 1, $K1 = \overline{Q2}$).

Exercise 4 (2 points)

The table shown on the <u>answer sheet</u> gives the sequence of a counter we want to design. This counter should be made up of D flip-flops.

- 1. Complete the table shown on the <u>answer sheet</u>.
- 2. Write down the most simplified expressions of D for each flip-flop on the <u>answer sheet</u>. <u>Complete</u> the Karnaugh maps for the solutions that are not obvious. An obvious solution does not have any logical operations apart from the complement (for instance: D0 = 1, $D1 = \overline{Q0}$).

Final Exam S2 1/5

Exercise 5 (2 points)
What are the two circuits below? Answer on the answer sheet.




Figure 1




Figure 2

Final Exam S2 2/5

Last name:	First name:	Group:

ANSWER SHEET

Exercise 1

1.

Number	S	E	M
19.03125			
69 × 2 ⁻¹⁰¹			

2.

IEEE-754 Representation	Associated Representation
433200000000000016	
236000000000000016	
00EE00000000000 ₁₆	

Exercise 2


Question	Answer
A memory has a depth of 32 Ki words. How many address lines does this memory have?	
A memory has a 16-bit data bus and a 16-bit address bus. In a power of two, what is the capacity in bits of this memory?	
An M1 memory has an 8-bit data bus and a 16-bit address bus. Two M1 memories are connected in series to build an M2 memory. What is the size of the address bus of the M2 memory?	
A microprocessor has a 24-bit address bus. Five address lines are used for selecting the devices. With the block address decoding, what is the maximum number of address lines that a device connected to this microprocessor can have?	
A microprocessor has a 20-bit address bus. Using the linear address decoding, we connect this microprocessor to the following devices. • a ROM device (15 address lines) • a RAM device (12 address lines) • a peripheral device (10 address lines) How many address lines are unused in the case of the RAM device?	

Final Exam S2 3/5

Exercise 3

Q2	Q1	Q0	J2	K2	J1	K1	J0	K0
0	0	0						
0	1	0						
1	0	0						
1	1	0						
0	0	1						
0	1	1						
1	0	1						
1	1	1						

Do not use Karnaugh maps for obvious solutions.




J0 =

	Q1 Q0							
	J1 00 01 11 10							
Q2	0							
	1							

J1 =

J2 =



K0 =

	Q1 Q0							
	K1 00 01 11 10							
03	0							
Q2	1							

K1 =

	Q1 Q0						
	K2	00	01	11	10		
Q2	0						
	1						

K2 =

Final Exam S2 4/5

Exercise 4

Q1	Q0	D1	D0
0	0		
1	1		
0	1		
1	0		

Do not use Karnaugh maps for obvious solutions.

		Q	0
	D0	0	1
Q1	0		
	1		

D0 =

	$\mathbf{Q}0$							
	D1 0 1							
0.1	0							
Q1	1							

D1 =

_	•	
$\mathbf{H}\mathbf{v}$	ercise	h
111	CI (13C	

Figure 1:			
Figure 2 ·			

Feel free to use the blank space below if you need to:

Final Exam S2	5/5