Final Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main
            move.l #$48f5,d7
next1
            moveq.l #1,d1
            cmpi.b #1,d7
                   next2
            moveq.l #2,d1
next2
            clr.l
            move.l #$4444444,d0
            addq.l #1,d2
loop2
                   #2,d0
            sub.w
            bne
                   loop2
next3
            clr.l
                   d3
            move.b #$54,d0
loop3
            addq.l #1,d3
                                 ; DBRA = DBF
                   d0,loop3
            dbra
            move.l #$1234,d4
next4
            rol.w
                    #4,d4
            ror.l
                    #8,d4
            rol.b
                    #4,d4
```

Final Exam S4 1/8

Exercise 4 (9 points)

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value 0).

Be careful. All the subroutines must contain 10 lines of instructions at the most.

 Write the next_42 subroutine that returns the address of the next occurrence of "42" in a string of characters.

<u>Input</u>: **A0.L** points to a string of characters.

Output: **A0.L** points to the next occurrence of "42" in the string of characters

(it points to the "4" character). If no occurrence is found, it contains the value 0.

Using the next_42 subroutine, write the replace_42_by_char subroutine that replaces all the occurrences of "42" in a string of characters with a new two-digit number. The new number is passed in as a couple of ASCII codes. The string is modified directly in memory.

<u>Inputs</u>: **A0.L** points to a string of characters.

D1.B holds the ASCII code of the units digit of the new number.

D2.B holds the ASCII code of the tens digit of the new number.

3. Using the replace_42_by_char subroutine, write the replace_42_by_int subroutine that replaces all the occurrences of "42" in a string of characters with a new two-digit number. The new number is passed in as an integer. The string is modified directly in memory. As a reminder, the ASCII code of the "0" character is equal to \$30.

<u>Inputs</u>: **A0.L** points to a string of characters.

D0.L holds the new number (integer between 0 and 99).

For example:

```
Main
                     lea.l
                              String1,a0
                              #'7',d2
#'5',d1
                     move.b
                     move.b
                      jsr
                              replace_42_by_char
                     lea.l
                              String2,a0
                     move.l
                              #75,d0
                              replace_42_by_int
                     jsr
                     illegal
String1
                     dc.b
                               "Two occurrences: 42 and 42",0
String2
                     dc.b
                               "Two occurrences: 42 and 42".0
```

After running this program, the two strings (*String1* and *String2*) will contain:

"Two occurrences: 75 and 75"

Final Exam S4 2/8

Oocode							t © 2004-2007 By: Chuck Kelly Description										
rbcoge	BWL	Operand	XNZVC	Dn			Addres (An)+	-(An)	(i,An)	d=destina (i,An,Rn)	abs.W			placemen (i,PC,Rn)		Operation	vescription
nen	-	s,d	*U*U*	100	An	(AII)	0.000001	-(AII)	Life Description	(I,AII,KII)	805.11	80S.L	(1,11)	(I,FG,KH)	-	D D V > D.	ALLED VI. II.
ABCD	В	Dy,Dx	-0-0-	8	-	-	*		-		-			-	*	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to destination. BCD result
nn 4	DWI	-(Ay)(Ax)	****	-	-	-	150	6	-	-5	, n		(17.0		- 4	$\begin{array}{c} -(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10} \\ s + Dn \rightarrow Dn \end{array}$	1 (100) CONTRACTOR OF THE CON
ADD 4	BWL	s,Dn		8	S ,4	S	S	S	S	S	S	S	S	S	S	TOUR THE SUITERS	Add binary (ADDI or ADDQ is used when
ADDA A	1100	Dn,d	\$	9	ď⁴	d	d	d	d	d	d	d	(90)	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	В	S	S	S	S	2	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	12		S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	(190	-	2	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	8	77	17	300	125	51	17	2	15	107.5	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	20	32	**	9	23	1911	2	32	040	12	2	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	8	-	2	2	S	S	S	S	S	S	2	S4	s AND On → On	Logical AND source to destination
		Dn,d		8	-	d	d	d	d	d	d	d	-	-	2	Dn AND d \rightarrow d	(ANDI is used when source is #n)
ANDI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	141	-	2	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n,CCR				(#		. 3		395	*	18	(#)		S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI 4	W	#n,SR	=====	-	-	-	-			5	- 5	-		-	s	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	743	12	2		2	12	848	2	-	X	Arithmetic shift Dy by Dx bits left/right
ASR	- T	#n,Dy		d	-	-	-	39	-	1,415	- 50	-	S(#1)		S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8
	W	d		-	2	d	d	d	d	d	d	d	1027	2	2	T X	Arithmetic shift ds I bit left/right (.W only
Всс	BW ³	address ²		-	-	-		-	-	-		-		-		if cc true then	Branch conditionally (cc table on back)
500	E I	5501505														address → PC	(8 or 16-bit ± offset to address)
BCHG	BL	Dn,d	*	e	-	d	d	d	d	d	d	d	127	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
DUITO	D .L	#n,d		ď	_	ď	ď	ď	ď	ď	ď	ď	-	-	s	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e ¹	+	d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
BULK	U .L.	#n.d		ď	2	d	d	ď	ď	d	ď	d		-	S	0 → bit number of d	clear the bit in d
BRA	BW3	address ²		-		u	-	-	-		-	-	200	-	-	address → PC	Branch always (8 or 16-bit ± offset to add
BSET	B L	Dn.d	*	e ¹	-	d	d	d	d	d	d	d		-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
DOEI	D L	#n,d		ď		d	d	d	d	d	d	d			S	Nu (oit n of a) → 2	set the bit in d
nen	mw3			u -	-	u	u		-						-		Branch to subroutine (8 or 16-bit ± offset)
BSR	BM ₃	address ²	*_		-	-				2777	-	-	-	-	•	$PC \rightarrow -(SP)$; address $\rightarrow PC$	
BTST	B L	Dn,d		8	*	d	d	d	d	ď	ď	d	d	d	*	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	8	-	S	2	S	S	S	S	S	2	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d		-	-	0 → q	Clear destination to zero
CMP *		s,Dn	-***	8	s	S	S	S	S	S	S	S	S	S	S	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	-***	S	В	S	2	S	S	2	S	S	2	2	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	-***	d	5	d	ď	d	d	d	d	d	257,0	13	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	-***	-	-	12	е	2	=	120	-	-	141	- 12	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
DBcc	W	Dn,addres ²					**	- 10	2.0	1991	*		(90)		-	if cc false then { Dn-l → Dn	Test condition, decrement and branch
	181	7,7														if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(IG-bit ± offset to address)
DIVS	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= [16-bit remainder, 16-bit quotient]
DIVU	W	s,Dn	-***0	8	-	S	S	S	S	8	S	S	S	S	2	32bit On / 16bit s → On	Dn= [16-bit remainder, 16-bit quotient]
EOR 4	BWL	Dn.d	-**00	9	-	d	d	d	d	d	d	d		-	S	Dn XOR d → d	Logical exclusive OR On to destination
EORI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d		-	S	#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	В	#n,CCR	=====	-			-		-	-	-	-		-	S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EDRI 4	W	#n.SR	=====	100			-	-	-				7.5.5.5	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG		Rx,Ry		-	-	- 5		12				1	12		9	10.00	Exchange registers (32-bit only)
EXT	WL		-**00	e d	8	-	-	-		-		-	1740	-	-	register \longleftrightarrow register Dn.B \to Dn.W Dn.W \to Dn.L	
	WL	υn		0	-							-		-	-		Sign extend (change .B to .W or .W to .L)
ILLEGAL	_	1		-	-	-	120		-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-		d	d	d	d	d	d	-	$PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	В	S	*	13	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	2	15	(2)	25	70	120	8		120	o a	-	$An \rightarrow -(SP)$; $SP \rightarrow An$;	Create local workspace on stack
																$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	8	-			14	-				(390)	-		X.	Logical shift Dy, Dx bits left/right
LSR	10000	#n,Dy		d							- 2			-	S	C - X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	0 → C X	Logical shift d I bit left/right (.W only)
MOVE 4		s,d	-**00	9	s ⁴	6	е	е	е	8	6	В	S	S	s4	s → d	Move data from source to destination
MOVE		s,CCR		S	-	S	S	S	S	S	S	S	2	S	2	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	====	S	1	S	S	2	S	27.00.00	-	S	S			s → SR	Move source to Status Register (Privileged
		SR,d		d	-	d	d	g d	d	s d	s d	d	2	S	-		Move Status Register (Privileged Move Status Register to destination
MOVE	W			a	1	a		_			a	- 0		-	1	SR → d	
MOVE	L	USP,An		-	d		-	3	-	-	7	•	-	-	9	USP → An	Move User Stack Pointer to An (Privileged)
	BWL	An,USP	XNZVC	-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged
		b,z	XNZVC	I fla	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Final Exam S4 3/8

Computer Architecture - EPITA - S4 - 2020/2021

Opcode	Size	Operand	CCR	I	Effec	ctive .	Addres	S ==S	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	On		(An)		-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)				
MOVEA	WL	s,An		S	9	S	S	S	2	S	S	S	S	S	S	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM*	WL	Rn-Rn,d		-	-	d		d	d	d	d	d		-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-0	-	S	S		2	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn.(i,An)		S	-			353	d	S#5	27	·*:	*	8.00		Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	್ತಾ		100	S		: <u>:</u>	-	2	12	Ç.	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ*	L	#n,Dn	-**00	d	-	-				-	3	-		2.4	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	-	S	S	S	2	S	2	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	-	1920		0 - d ₁₀ - X → d	Negate BCO with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d				D - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	=	d	d	d	d	d	d	d	3	-	-	D - d - X → d	Negate destination with eXtend
NOP				-	-	-			-	-	-	-	2			None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d			-	$NDT(d) \rightarrow d$	Logical NDT destination (I's complement)
OR 4	BWL	s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	s ⁴	s DR Dn → Dn	Logical DR
		Dn,d		Е	-	d	d	d	d	d	d	d	2	-		On OR $d \rightarrow d$	(DRI is used when source is #n)
ORI 4	BWL	#n.d	-**00	d	-	d	d	d	d	d	d	d	7.	S#3	S	#n DR d → d	Logical DR #n to destination
ORI 4	В	#n,CCR	=====	- 7-1	-	-	-		-		-	-	-	-	s	#n DR CCR → CCR	Logical DR #n to CCR
ORI 4	W	#n.SR		-	-	-		523	-	100		-	_	-	S	#n OR SR → SR	Logical DR #n to SR (Privileged)
PEA	L	S		-		S	-		2	S	2	S	2	S		$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET	-				-	-	-	3-5	-	-	-	-	-	-		Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	RWI	Dx.Dv	-**0*	е	-	-	-		-			-	2	927	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy	1000	d	~			-	-	-		-		-	S	0	Rotate Dy, #n bits left/right (#n: 1 to 8)
	w	d		-	-	d	d	d	d	d	d	d	-		-		Rotate d I-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	е		-	-	340	-	-	-	-		10-1		CX	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n.Dv		d				.=.			-	2.00	-	3 1 2	S	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	2	-			Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-		-	-	-		-		-		$(SP)+ \rightarrow SR: (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR					-		1 -0	1050	-	-	-		-			$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	127		1/2	-	-	-	-		(SP)+ → PC	Return from subroutine
SBCD	В	Dy.Dx	*U*U*	е	-				-					-	-	$Dx_{i0} - Dy_{i0} - X \rightarrow Dx_{i0}$	Subtract BCD source and eXtend bit from
	.Te	-(Ay),-(Ax)		-	-			е	-5	1980	-			S#3		$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-		If cc is true then I's → d	If cc true then d.B = 11111111
						0.90	-	0.50				10.70				else O's → d	else d.B = 00000000
STOP		#n	====	-	_	-	-	-		-	-	-		10-0	2	#n → SR: STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	е	S	S	S	S	S	S	2	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
	5	Dn.d		Е	d^4	d	d	d	ď	ď	ď	d			-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s.An		S	9	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n.d	****	d		d	d	d	d	d	d	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-		11.7	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy.Dx	****	В	-	-	-	-	-	-	-	-		-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
uuun	DITE	-(Ay),-(Ax)		-		-		е		-	-					$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn Dn	-**00	d	-	-		-		-		-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of On
TAS	B	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR: 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP	-	#n		-	-	-	-	-	-	-	-	-	-	-		PC→-(SSP):SR→-(SSP):	Push PC and SR, PC set by vector table #n
DAME		1211		1997	8	350	1,155	3#5	100	100	10	926	*	1000	3	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				_	-	-	-	200	_	-	-	-	-	-		If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	d	-	d	d	d	ď	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
0.000	UNL	An		u	d	u	0		u	u	u	0		070		An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
UNLK																BUT A DE TOUR LE AND	

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)						
CC	Condition	Test	CC	Condition	Test	
T	true	1	VC.	overflow clear	!V	
F	false	0	VS	averflow set	V	
HI	higher than	!(C + Z)	PL	plus	!N	
LSu	lower or same	C + Z	MI	minus	N	
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)	
LO", CS"	lower than	C	LT	less than	(N ⊕ V)	
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$	
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z	

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **On** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
 Long only; all others are byte only
- 2 Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

- CCR Condition Code Register (lower 8-bits of SR)
 - ${f N}$ negative, ${f Z}$ zero, ${f V}$ overflow, ${f C}$ carry, ${f X}$ extend
 - * set according to operation's result, = set directly not affected, O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Final Exam S4 4/8

Last name:	First name:	Group:
------------	-------------	--------

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.W -(A2),-(A2)		
MOVE.L #510,40(A0,D0.L)		
MOVE.W 4(A1),(A1)		
MOVE.B 7(A2),-\$6F(A2,D2.W)		

Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	v	C
\$7F + \$?	8		1	0	1	0
\$7F + \$?	16		1	0	1	0
\$7F + \$?	32		1	0	0	0

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$	D3 = \$					
D2 = \$	D4 = \$					

Exercise 4			
next_42			

	Computer Architecture – EPITA – S4 – 2020/2021
replace_42_by_char	

	Computer Architecture -	- EPITA – S4 – 2020/2021
replace_42_by_int		