# Final Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

## Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $12340007 A0 = $00005000 PC = $00006000 D1 = $FFFFFFFF A1 = $00005008 D2 = $0000FFFD A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

## Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

## **Exercise 3** (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$8421,d7
next1
            moveq.l #1,d1
            cmpi.l #$525,d7
                    next2
            moveq.l #2,d1
next2
            clr.l
                    d2
            move.l #$11112222,d0
loop2
            addq.l #1,d2
            subq.b
                    #1,d0
                    loop2
next3
            clr.l
                    d3
                    #$05,d0
            move.b
loop3
            addq.l
                    #1,d3
                                  ; DBRA = DBF
            dbra
                    d0,loop3
next4
            clr.l
                    d4
                    #10,d0
            move.w
loop4
                    #1,d4
            addq.l
            dbra
                    d0,loop4
                                   ; DBRA = DBF
```

Final Exam S3

### Exercise 4 (9 points)

In this exercise, you should write three subroutines that copy some bytes from a memory location to another memory location. **None of the data and address registers should be modified when the subroutine returns**. Each of the subroutines has the following inputs:

<u>Inputs</u>: **A1.**L points to the source memory location.

**A2.**L points to the destination memory location.

**D0.L** holds the number of bytes to copy (unsigned integer).

#### Each subroutine can be written independently.

- 1. Write the **CopyInc** subroutine that copies data by starting with the first byte and that increments the addresses (see the <u>example below</u>). We assume that when **CopyInc** is called:
  - The **D0** register is not null.
  - The A1 and A2 registers are not equal.
- 2. Write the **CopyDec** subroutine that copies data by starting with the last byte and that decrements the addresses (see <u>example below</u>). We assume that when **CopyDec** is called:
  - The **D0** register is not null.
  - The A1 and A2 registers are not equal.
- 3. Write the **Copy** subroutine that calls **CopyInc** if the destination address is smaller than the source address or that calls **CopyDec** if the destination address is greater than the source address. We assume that when **Copy** is called:
  - The **D0** register can be null. If so, no bytes are copied.
  - The A1 and A2 registers can be equal. If so, no bytes are copied.

Example for $A1 = \$1000$ , $A2 = \$2000$ and $D0 = 3$ .						
<b>CopyInc</b> : $(\$1000) \rightarrow (\$2000)$	<b>CopyDec</b> : $(\$1002) \rightarrow (\$2002)$					
$(\$1001) \rightarrow (\$2001)$	$(\$1001) \rightarrow (\$2001)$					
(\$1002) → (\$2002)	(\$1000) → (\$2000)					

Final Exam S3 2/8

							rep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck										
Opcode			CCR	_												Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL		****	9	S	S	S	S	S	S	S	S	S	S	s	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	d <sup>4</sup>	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	9	S	2	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$D_V + D_X + X \rightarrow D_X$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL		-**00	е	-	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	s AND Dn → Dn	Logical AND source to destination
		Dn.d		е	-	d	d	d	d	d	d	d	-	-	_	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	Ь	д	d	В	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination
ANDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	_	-	-	-	_	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL		Dx,Dy	****	9	-	_	-	_	-	-	-	_	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR	DWL	#n,Dy		d			_		_	_	_	_	_	_	S	X T	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
Man	W	d d		u		d	d	d	ď	d	ф	d	_		-	T→C X	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM <sub>3</sub>	address <sup>2</sup>		-	ŀ	u	u	u	u	u	u	u	-	-	<u> </u>	if cc true then	Branch conditionally (cc table on back)
DCC	DW	900L622		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	(8 or 16-bit ± offset to address)
DELLE	B L	D. J	*		-				,	1	1				⊢	NOT(bit number of d) $\rightarrow$ Z	
BCHG	R L	Dn,d #n,d		e¹ d¹	-	d	d	d	d d	d d	d d	d	-	-	-		Set Z with state of specified bit in d then
nein	B L		*		-										2	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	B L	Dn,d		6,	-	d	ď	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
	- V	#n,d		ď	-	d	d	d	d	d	d	d	-	-	-	0 → bit number of d	clear the bit in d
BRA	BM3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	9	-	2	2	2	2	S	2	2	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow q$	Clear destination to zero
CMP <sup>4</sup>	BWL	s,Dn	-***	9	s <sup>4</sup>	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source
CMPI <sup>4</sup>	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
SVID	W	s.Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= ( 16-bit remainder, 16-bit quotient )
DIVU	w	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient )
EOR 4		Dn,d	-**00	е	+-	d	d	d	ď	d	d	d	-	_	s <sup>4</sup>	Dn XOR d → d	Logical exclusive OR On to destination
	BWL		-**00	1	ŀ	1	_	1	1	d	d	_	_		_	#n XDR d → d	Logical exclusive OR #n to destination
EORI 4	BWL	#n,CCR	=====	đ	-	d	d	d	0	-	u	d	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	_			-	-	-	-	-	-		-				-		
	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	Ь	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	Χ-	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	_	-	-	S	C - U	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	_	_	<u>-</u>	□ → C	Logical shift d I bit left/right (.W only)
MOVE 4		s,d	-**00	е	S <sup>4</sup>	е	e	e	е	9	e	9	S	S	s <sup>4</sup>	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	3	-	S					_			S	s → CCR	Move source to Condition Code Register
			=====	-	+-	2	_	S	2	S	2	2	S	S	-		
MOVE	W	s,SR		S	-	2	S	S	2	2	2	2	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
				4	1 -		-	1	l -		I -	l -	I -	-	l -	An → U2P	Move An to User Stack Pointer (Privileged)
	BWL	An,USP s,d	XNZVC	- Dn	S An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	_	All 7 bul	Have Air to book attack t billter (111111egea)

MUREAT   MILE   SAME   MANEY C   MA   MA   MA   MA   MA   MA   MA	Opcode	Size	Operand	CCR	I	Effe	ctive	Addres	S=2 22	ource,	d=destina	tion, e:	eithe=	r, i=dis	placement	t	Operation	Description
MURP   W.   Bn-Rad     d   d   d   d   d   d   d   d																		,
MURP   W.   Bn-Rad     d   d   d   d   d   d   d   d	MDVEA⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
SR-R-R0	MOVEM4	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-		Move specified registers to/from memory
			s,Rn-Rn		-	-	S	S	-	2	S	s	S	2	s	-		(.W source is sign-extended to .L for Rn)
Chan   Dn	MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
MULS   W   s.Dn   -**00   e   s   s   s   s   s   s   s   s   s					d	-	-	-	-	S	-	-	-	-	-	-		(Access only even or odd addresses)
MULU   W   S.D.	MOVEQ <sup>4</sup>	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S		Move sign extended 8-bit #n to Dn
MULU   W   S.Dn   -**00   c   s   s   s   s   s   s   s   s   s	MULS	_		-**00	е	-	s	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
NECD   Bull		W		-**00	е	-	S	_		S		S		S				Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEG   SWL				*U*U*	_	-	_	_										Negate BCD with eXtend, BCD result
NECK   SWL   d		BWL		****	ф	-	ф	_	_	d		ф		-	-	-		Negate destination (2's complement)
NOT   NOT   SWL			_	****	d	-				-	_	-	_	-	-	-		Negate destination with eXtend
NOT					-	-	-	_	-	-	-	-	-	-	-	-		
DR		RWI	Ч	-**00	Н	-	Ч	Н	Н	Н	Н	Ч	Ч	-	-	-		Logical NOT destination (I's complement)
Dnd				-**00	_	-	-	+			_			2	2	24		
DRI					_	_		1	I	ı				-	-			(ORI is used when source is #n)
DR1	DRI 4	RWI		-**00	_	-	_		_	_				-	-			Logical OR #n to destination
DRI				=====	-	-	-	-	-	-	-	-	-	-	-			
PEA		_			-	-	-	-	_	-	-	-	_	-	-	_		
RESET		<u>"</u>			-	-			_									Push effective address of s onto stack
ROLL ROLL ROLL ROLL ROLL ROLL ROLL ROLL			۵			-	_		_			-				_		Issue a hardware RESET (Privileged)
ROR		DWI	n., n.,		-	ŀ	-	_	-	-						_		Rotate Dy, Dx bits left/right (without X)
ROXL   BWL   DxDy   x**0*   e		DWL	. ,	"		-	-		_	-			-		-		C	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXL   RDXP   W   d	KUK	w	'		u		4	1	4			1 1	٦					
ROXR   W   d   d   d   d   d   d   d   d	PUAI			***0*	-	1	u	u	u	u		u	u		-		X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		DIVL																Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	INDAN	w	'		-	_	ч	1	ч	ч	А	ч	Ч	_	_	-	X	Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	RTE	"	u		-	<del> </del>	-	_	_	_		_			_	_		Return from exception (Privileged)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$						-										_		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$						-			_			$\overline{}$				_		
CAY)(AX)		ρ	n <sub>v</sub> n <sub>v</sub>	*[]*[]*	-	-	_		_							_		Subtract BCD source and eXtend bit from
Scc   B   d     d   -   d   d   d   d   d	3000	0		0 0	_	-	-									-	(γ*/ (γ*/ λ → (γ*/)   ηχ <sup>(0</sup> - ηλ <sup>(0</sup> - γ → ηχ <sup>(0</sup>	
STOP	002	D				ŀ	-		_							_	If no in true then I'm > d	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	300	0	u		u	-	l u	u u	u	l u	u	u	u	-	-	-	l	else d.B = 00000000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	етпп		#_			⊢										_		
Dn.d		DWI			-	-	-	-		-						_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	200 .	DWL														S	l	
	CLIDA 4	WI			-	-	_	_	_	_						-		
SUBQ <sup>A</sup> BWL         #n,d         ******         d				****		- E				_								
SUBX         BWL         Dy.Dx         ******         e         -					_	-	_	_				_						
-(Ay),-(Ax)					_	d	d	_			_		_			_		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	20RX	RMT			9	-	-	-		-	-	-			-			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	OWAD		-(Ay),-(Ax)	++00	-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		_			-	-	-			-	-		-	-	-	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Ц			d	-	d	d	d	d	d	d	d		-	-		N and Z set to reflect d, bit7 of d set to 1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d $\rightarrow$ CCR N and Z set to reflect to	TDIE					_												
					-	-	-	-	-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
		BMT			d	-	d	_	d	d	d	d	d	-	-	_		N and Z set to reflect destination
	UNLK	mu.	An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$ ; (SP)+ $\rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n		BMT	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc )								
CC	Condition	Test	CC	Condition	Test			
Ī	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	٧			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
L2 <sub>n</sub>	lower or same	C + Z	MI	minus	N			
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CSª	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only

- Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

N negative, Z zero, V overflow, C carry, X extend

CCR Condition Code Register (lower 8-bits of SR)

- \* set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: First name: G	Group:
	2 - 6 - 6 - 6 - 6 - 6 - 6 - 6 - 6 - 6 -

## ANSWER SHEET TO BE HANDED IN

## Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W #18,-6(A2)		
MOVE.W \$5004,3(A0,D0.W)		
MOVE.B 5(A1),\$18(A1,D1.L)		
MOVE.L -\$8(A1),-1(A2,D2.W)		

## Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	C
\$7F + \$?	8		1	0	1	0
\$98BD + \$?	16		0	1	0	1
\$98BD + \$?	32		1	0	0	0

## Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$	<b>D3</b> = \$					
<b>D2</b> = \$	<b>D4</b> = \$					

	Computer Architecture – EPITA – S3 – 2018/2019
CopyDec	

	Computer Architecture -	- EPITA - S3 - 2018/2019
Сору		