Contrôle S3 Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000

D1 = \$10000002 A1 = \$00005008 D2 = \$0000FFFF A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

Exercice 3 (3 points)

Réalisez le sous-programme **SpaceCount** qui renvoie le nombre d'espaces dans une chaîne de caractères. Une chaîne de caractères se termine par un caractère nul. À l'exception des registres de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de ce sous-programme.

<u>Entrée</u> : **A0.L** pointe sur le premier caractère d'une chaîne de caractères.

Sortie : **D0.L** renvoie le nombre d'espaces de la chaîne.

Exercice 4 (2 points)

Répondez aux questions sur le document réponse.

Contrôle S3 1/6

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
           move.l #$6789,d7
           moveq.l #1,d1
next1
            tst.b d7
            bpl
                   next2
           moveq.l #2,d1
           moveq.l #1,d2
next2
            cmpi.b #$15,d7
                next3
            ble
           moveq.l #2,d2
next3
            clr.l
           move.l #$AAAAAAA,d0
loop3
            addq.l #1,d3
            subq.w #1,d0
            bne
                   loop3
next4
            clr.l
            move.l #$AAAA,d0
            addq.l #1,d4
loop4
            dbra
                   d0,loop4
                                 ; DBRA = DBF
next5
           move.l d7,d5
            rol.l
                   #8,d5
            swap
                   d5
next6
           move.l
                   d7,d6
                   #$15,d7
            cmpi.w
            blt
                   next6_1
            ror.w
                   #4,d6
            ror.b
                   #4,d6
            ror.l
next6_1
                   #4,d6
quit
           illegal
```

Contrôle S3 2/6

		K Quic					-	1767.7	15000		20010101010000	_		m/EAS	•	proxecution and an arrangement of the property	t © 2004-2007 By: Chuck Kelly
Opcode	BWL	Operand s.d	CCR	-	An		Addres (An)+	-(An)	(i,An)					placemen (i.PC.Rn)		Operation	Description
ABCD		Dy,Dx	*U*U*	B	AII	(AII)	(АП)+	-(AII)	(I,AII)	(I,AII,KII)	aus.w	80S.L	(1,PG)	(1,46,101)	#11	n., . n., . V N n.,	Add BCO source and eXtend bit to
HOLD:	В	-(Ay),-(Ax)	0 0	B		- T-	15 12	_	2	(15) (15)	2		_ = 		3.73 303	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	
ADD 4	BWL		****	-	-	÷		8							_4		Add binary (ADDI or ADDQ is used when
עוו	DWL	s,Dn	10/7/8/05/05	8	g d ⁴	S	2	8	2	2	2	2	8	Z	s ⁴	s + Dn → Dn Dn + d → d	[1] [1] [1] [2] [2] [3] [3] [3] [4] [4] [4] [4] [4] [4] [4] [4] [4] [4
LDDA 4	W	Dn,d		В		d	d	d	d	d	d	d		8.50	2.50 2.00		source is #n. Prevent ADDQ with #n.L)
ADDA 4		s,An		S	8	8	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4		#n,d	****	d	-	d	d	d	d	d	d	d	-	323	8	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	d	d	d	d	d	d	d	d	d		1940	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	6	X#35	#	175	7	-	-	-	: : ::::	-2	35	: 	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-2	_2	2	В	-	120	_	-	2	(12)	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND ⁴	BWL	s,Dn	-**00	В		S	2	8	8	2	8	S	8	8	S4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		В	÷	d	d	d	d	d	d	d		3 5 3		Dn AND d \rightarrow d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d		d	d	d	d	d	d	d	-	-	8	# n AND $d \rightarrow d$	Logical AND immediate to destination
ANDI 4	В	#n,CCR	=====	12	•	-	-	-	1	-	-		-	-	8	$\#_n$ and $CCR \rightarrow CCR$	Logical AND immediate to CCR
ANDI 4	W	#n,SR		-	-	-	· +		1	-		*		100	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ISL	BWL	Dx,Dy	****	В	8. 2 .5	1.5		-	-	3.53	-	300	-2	N.=0	88	X-	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	_	2	0	2	W <u>a</u> s	ੁ	120	2	-2	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8
	W	d			*	d	d	d	d	d	d	d	-			□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	Arithmetic shift ds 1 bit left/right (.W only
3cc		address ²		-	т.	-	-	-	-	-	-	-	-	: - :		if cc true then	Branch conditionally (cc table on back)
		440.200												55.55		address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	e ^l	_	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
Junu		#n,d		ď	-	d	q	ď	ď	ď	ď	d	_	-	S	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	BL	Dn,d	*	e	1000	d	d	d	d	d	q	d	2	1921		NDT(bit number of d) → Z	Set Z with state of specified bit in d then
JULIN		#n,d		ď		ď	q	ď	ď	d	9	d		-	8	D → bit number of d	clear the bit in d
BRA	BW ³	address ²		u		-	-	-	-	-	-	-		-	-	address → PC	Branch always (8 or 16-bit ± offset to add
BSET	_		*	el el	-	d	_ d	d	ď	d	d	ď	-	-	-	NOT(bit n of d) \rightarrow Z	
1961	ם נ	Dn,d #n,d		q	-	111255	25.50	(B)	11000	100	255		765			Nu(on n or a) → 2 1 → bit n of d	Set Z with state of specified bit in d then set the bit in d
חסר	BW3	address ²		-		d	d -	d	d	d -	d	d	-		2		
3SR			*	-		-	1 -001	-	-					-		$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset
1218	BL	Dn,d	x	e d	356	d	ď	d	d	d	d	d	ď	ď	17.5	NOT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d
2187		#n,d	4	ď	-	d	d	d	d	d	d	d	d	d	Z	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK		s,Dn	-*000	B	*	S	S	8	8	S	8	S	S	8	S	if Dn <d dn="" or="">s then TRAP</d>	Compare On with D and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-		-	D → d	Clear destination to zero
CMP 4		s,Dn	_***	В	s4	8	S	8	8	S	S	S	S	8	s4	set CCR with Dn – s	Compare On to source
CMPA 4		я,Ап	_***	8	В	S	2	8	8	S	S	S	S	S	8	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	-****	d		d	d	d	d	d	d	d			S	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***			7	В	7.	-	.T.S	-	-	72	875		set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
DBcc	W	Dn,addres ²		-	-	2	#2	2	2	323	= 1	2	2	02	-	if cc false then { $Dn-1 \rightarrow Dn$	Test condition, decrement and branch
																if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	В	8. # .5	S	S	S	8	S	S	S	S	8	S	±32bit Dn / ±16bit s → ±Dn	On= [16-bit remainder, 16-bit quotient]
DIVU	W	s,Dn	-***0	8	-	8	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	On= [16-bit remainder, 16-bit quotient]
EOR ⁴		Dn,d	-**00	В		d	d	d	d	d	d	d	12	828		Dn XOR d → d	Logical exclusive DR Dn to destination
ORI 4		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
EDRI ⁴	В	#n,CCR		-	-	-	-	-	-	-	-	-	-	33-3	8	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EDRI ⁴		#n,SR		-	-	_	(2	-	-			-		-	2	#n XOR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG		Rx,Ry		В	В				5	388	200	920	1 2	2	-	register ←→ register	Exchange registers (32-bit only)
EXT		Dn Dn	-**00	d	8	_	-					-	-	_	-		
	WL	uli		0	-	-		-	-	-			-			$Dr.B \rightarrow Dr.W \mid Dr.W \rightarrow Dr.L$	Sign extend (change .B to .W or .W to .L)
LLEGAL	-	J		-	-	-		-	- 1	270 (d)	-	-	-	- 1		PC → -(SSP); SR → -(SSP)	Generate Illegal Instruction exception
JMP	<u></u>	d		-	-	d		-	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR		d		-	-	d	1/2	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP)$: $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	В	S	32	-	8	S	8	S	8	8	-	↑s → An	Load effective address of s to An
.INK		An,#n		-	*	-	-	*	×	() ** ()	*		*	:#:		$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
	mu.		44461	_												SP + #n → SP	(negative n to allocate space)
LSL	BML	Dx.Dy	***0*	В	-22	-		-	2	-	-	-	2	-	- 2	X 📥 🗀 🙀 D	Logical shift Dy, Dx bits left/right
.SR	,,,,	#n.Dy		d	•	-	-	7	-	-	7.	-	*	8.5	S	┌ ► X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
ADVE 4		s,d	-**00	В	s ⁴	В	В	В	В	В	В	В	S	8	s4	$b \leftarrow z$	Move data from source to destination
MOVE	W	s,CCR	====	S	-	S	S	S	8	S	S	S	S	8	8	$s \rightarrow CCR$	Move source to Condition Code Register
ADVE		s,SR		S	ge g	S	S	S	8	S	S	S	S	8	S	$z \rightarrow SR$	Move source to Status Register (Privileged
		SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
						-	-	-	100			-	-	1000			
MOVE	1			-	Н		-	-	-	-	~	-	- S	2.4	-	IISP → An	Move User Stack Pointer to An (Priviloned
	L	NA,92U An,USP		-	d s	-	-	-	-	-	-	-	-	-	-	nA ← 92U 92U ← nA	Move User Stack Pointer to An (Privileged Move An to User Stack Pointer (Privileged

Contrôle S3 – Annexes 3/6

Opcode	Size	Operand	CCR	E	Effe	ctive	Addres	s s=s	ource,	d=destina	tion, e	=eithe	r, i=dis	placemen	ıt	Operation	Description
110	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i.PC)	(i,PC,Rn)	#n		
MOVEA	WL	s,An		S	В	S	S	S	8	S	S	2	S	S	S	s → An	Move source to An (MDVE s,An use MDVEA)
MOVEM ⁴	WL	Rn-Rn,d			(4)	d	-	d	d	d	d	d	*	-		Registers → d	Move specified registers to/from memory
	America	s,Rn-Rn		·-	-	8	S	-	8	S	S	S	2	8		s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		8	-	-	-	3	d	-	8		-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	÷	-	-	¥	8		-	-	*	-	æ	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-		-	-	•	-		*		2	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	В	·2	S	S	S	8	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	р	d	р	d		1.0	-	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	р	d	*	897		D - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	•	□ - q - X → q	Negate destination with eXtend
NDP				-	-	-	1 12	-	-	19 4 0		-	2	322		None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	ф	d			*	NDT(d) → d	Logical NOT destination (I's complement)
DR 4	BWL	s,Dn	-**00	В	28	S	S	S	8	S	S	S	S	S	s4	s DR Dn → Dn	Logical DR
		Dn,d		В	-	d	d	d	d	d	р	d	2	0/20	-20	On OR d \rightarrow d	(ORI is used when source is #n)
DRI 4	BWL	#n,d	-**00	d		d	d	d	d	d	d	d	-	-	S	#n DR d → d	Logical DR #n to destination
DRI ⁴	В	#n,CCR	=====	-		-	э	-	-	-	-	7-0	-8	3.5	S	#n DR CCR → CCR	Logical DR #n to CCR
DRI ⁴	W	#n,SR		-		17.	·5	-	-	1.70	-	-	-5.	157	8	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	L	S		-	-	S		-	S	S	S	8	S	S	100	$\uparrow_{\rm S} \rightarrow -({\rm SP})$	Push effective address of s onto stack
RESET					-	-	-	-	-	-	-	-		14		Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	В	-	-	-	-	-	7-3	-	-	-	-			Rotate Dy, Dx bits left/right (without X)
RDR		#n,Dy		d	-	-	-	-				-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	ď		34	-	d	d	d	d	d	d	d		7-	(140)		Rotate d I-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	В	((10))	-	7-	-	-	-	-	100	*	7.00	((1))	C → X	Rotate Dy, Dx bits L/R, X used then updated
ROXR	3115	#n,Dy		d	-	-	-	2	2	-	2	-	2	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d		500	-	X 🕶 L	Rotate destination 1-bit left/right (.W only)
RTE					9 ,0 3	-	-	-	-	3.5	-	5 - 3	-	3.5	3 5 8	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-		-	-	-	-	-	-	-	1	-		$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				2	-	-	4	-	-	-	-		1 w	323	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	×.	-	*	-	-	14.5	-		*	-	¥	$Dx_{I0} - Dy_{I0} - X \rightarrow Dx_{I0}$	Subtract BCD source and eXtend bit from
	0.563	-(Ay),-(Ax)			10 mag	-	17.	В	-	-	-	-5		0.70	11.50	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	ф	d	-	(E	-	If cc is true then I's → d	If cc true then d.B = 111111111
																else D's → d	else d.B = 00000000
STOP		#n		-	-	-	-		-	-				-	8	#n → SR; STDP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	В	S	8	S	S	8	S	S	8	8	S		Dn - s → Dn	Subtract binary (SUBI or SUBO used when
		Dn,d		В	d ⁴	ď	d	d	d	d	d	d	22	1020	1/21	d - Dn → d	source is #n. Prevent SUBO with #n.L)
SUBA 4	WL	s,An		S	В	S	S	S	S	S	S	S	8	8	8	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	E:00		d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-		_	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy.Dx	****	е	-	_	25	-	-	120	2	325	<u> </u>	1921	2	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay)(Ax)			-	-	-	В	-	29 - 0	8	3-3			-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	100	-	-	-	-	3-3	-	8-3	-	870	i e i	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
ZAT	В	d	-**00	d	-	d	d	d	d	d	р	d	-	-		test $d \rightarrow CCR$; $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to I
TRAP		#n		-	-	-	-	÷	-	-	2	-	-	-	S	PC →-(SSP);SR →-(SSP);	Push PC and SR, PC set by vector table #n
M. 177.		(estable													9.753	(vector table entry) → PC	(#n range: 0 to 15)
TRAPV					-	-		-	-		-		-	-	o r o	If V then TRAP #7	If overflow, execute an Overflow TRAP
IZI	BWL	d	-**00	d		d	d	d	d	d	д	d	2		1848	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	0.60	140	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
211618	RWI	- inconsist	XNZVC			(An)	(An)+	-(An)	(i,An)	(i.An Rn)	ahs W	ahs l	(i.PC)	(i.P.C.Rn)	#n	> without / > rull	
	BWL	b,z	XNZVC	On	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

			_	R; " Unsigned, " Alte	
CC	Condition	Test	CC	Condition	Test
T	true	1	AC	overflow clear	!V
F	false	0	VS.	overflow set	V
HI	higher than	!(C + Z)	PL	plus	!N
r2 _n	lower or same	C+Z	MI	minus	N
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LO", CSª	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	1Z	GT	greater than	![(N ⊕ V) + Z]
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7) On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

Source, d Destination

Either source or destination

#n Immediate data, i Displacement **BCD** Binary Coded Decimal

Effective address

Long only; all others are byte only

Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set according to operation's result, = set directly - not affected, O cleared, 1 set, U undefined

Branch sizes: .8 or .5 -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Contrôle S3 – Annexes 4/6

Nom :	Prénom :	Classe :
-------	----------	----------

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.L #\$55,(A1)+		
MOVE.B \$500D,2(A1)		
MOVE.W #\$500D,-(A2)		
MOVE.B 5(A0),-7(A2,D2.W)		
MOVE.L -4(A1),-5(A1,D0.W)		

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$FF + \$02	8					
\$00FF + \$0002	16					
\$FFFF + \$FFFF	16					
\$FFFFFFF + \$8000000	32					

Exercice 3

SpaceCount		

Exercice 4

Question	Réponse
Donnez trois directives d'assemblage.	
Combien de registres d'état possède le 68000 ?	
Quelle est la taille du registre CCR ?	
Quel mode du 68000 a des privilèges limités ?	

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.							
D1 = \$	D3 = \$	D 5 = \$					
D2 = \$	D4 = \$	D6 = \$					