Partiel S3 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (4 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

```
Valeurs initiales: D0 = $12340007 A0 = $00005000 PC = $00006000 D1 = $FFFFFFFF A1 = $00005008 D2 = $0000FFD A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

Exercice 2 (3 points)

Remplir le tableau présent sur le <u>document réponse</u>. Vous devez trouver le nombre manquant (sous sa forme hexadécimale) en fonction de la taille de l'opération et de la valeur des *flags* après l'opération. <u>Si</u> plusieurs solutions sont possibles, vous retiendrez uniquement la plus petite.

Exercice 3 (4 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
            move.l #$8421,d7
next1
            moveq.l #1,d1
            cmpi.l #$525,d7
                 next2
            bgt
            moveq.l #2,d1
next2
            clr.l
            move.l #$11112222,d0
loop2
            addq.l #1,d2
            subq.b #1,d0
                    loop2
next3
            clr.l
            move.b #$05,d0
loop3
            addq.l #1,d3
            dbra
                    d0,loop3
                                  : DBRA = DBF
next4
            clr.l
                    d4
                   #10,d0
            move.w
loop4
            addq.l
                    #1,d4
                    d0,loop4
                                  ; DBRA = DBF
```

Partiel S3 – Corrigé

Exercice 4 (9 points)

Dans cet exercice, vous devrez réaliser trois sous-programmes qui copient des octets situés à un emplacement mémoire vers un autre emplacement mémoire. <u>Aucun registre de donnée ou d'adresse ne devra</u> <u>être modifié en sortie de vos sous-programmes</u>. Chacun de ces trois sous-programmes possède les entrées suivantes :

Entrées : A1.L pointe sur l'emplacement source des octets à copier.

A2.L pointe sur l'emplacement destination.

D0.L contient le nombre d'octets à copier (entier non signée).

La conception de chaque sous-programme est indépendante.

- 1. Réalisez le sous-programme **CopyInc** qui copie les données en commençant par le premier octet et qui incrémente les adresses (*cf.* exemple ci-dessous). On suppose que lors d'un appel à **CopyInc** :
 - le registre **D0** n'est jamais nul;
 - les registres A1 et A2 ne sont jamais égaux.
- 2. Réalisez le sous-programme **CopyDec** qui copie les données en commençant par le dernier octet et qui décrémente les adresses (*cf.* exemple ci-dessous). On suppose que lors d'un appel à **CopyDec** :
 - le registre **D0** n'est jamais nul :
 - les registres A1 et A2 ne sont jamais égaux.
- 3. Réalisez le sous-programme **Copy** qui appelle **CopyInc** si l'adresse de l'emplacement destination est inférieure stricte à l'adresse de l'emplacement source, ou qui appelle **CopyDec** si l'adresse de l'emplacement destination est supérieure stricte à l'adresse de l'emplacement source. On suppose que lors d'un appel à **Copy** :
 - le registre **D0** peut être nul : dans ce cas, aucun octet ne doit être copié ;
 - les registres A1 et A2 peuvent être égaux : dans ce cas, aucun octet ne doit être copié.

Exemple pour $A1 = \$1000$, $A2 = \$2000$ et $D0 = 3$.							
CopyInc : $(\$1000) \rightarrow (\$2000)$	CopyDec : $(\$1002) \rightarrow (\$2002)$						
$(\$1001) \rightarrow (\$2001)$	$(\$1001) \rightarrow (\$2001)$						
(\$1002) → (\$2002)	(\$1000) → (\$2000)						

Partiel S3 – Corrigé 2/6

		K Quic											•	m/EAS	_		t © 2004-2007 By: Chuck Kelly	
Opcode			CCR	_										placemen		Operation	Description	
	BWL	s,d	XNZVC		An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n			
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to	
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result	
ADD 4	BWL		****	9	S	S	S	S	S	S	S	S	S	S	s	s + Dn → Dn	Add binary (ADDI or ADDQ is used when	
		Dn,d		9	d ⁴	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)	
ADDA ⁴	WL	s,An		S	9	S	2	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)	
ADDI 4	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination	
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)	
ADDX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-	-	$D_V + D_X + X \rightarrow D_X$	Add source and eXtend bit to destination	
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$		
AND 4	BWL		-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination	
		Dn.d		е	-	d	d	d	d	d	d	d	-	-	_	Dn AND d → d	(ANDI is used when source is #n)	
ANDI ⁴	BWL	#n,d	-**00	d	-	Ь	д	d	В	d	d	d	-	-	s	#n AND d → d	Logical AND immediate to destination	
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR	
ANDI ⁴	W	#n,SR		-	-	-	-	_	-	-	-	_	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)	
ASL		Dx,Dy	****	9	-	_	-	_	-	-	-	_	-	-	-	X	Arithmetic shift Dy by Dx bits left/right	
ASR	DWL	#n,Dy		d			_		_	_	_	_	_	_	S	X T	Arithmetic shift Dy #n bits L/R (#n: 1 to 8)	
Man	W	d d		u		d	d	d	ď	d	ф	d	_		-	T→C X	Arithmetic shift ds 1 bit left/right (.W only)	
Всс	BM ₃	address ²		-	ŀ	u	u	u	u	u	u	u	-	-	<u> </u>	if cc true then	Branch conditionally (cc table on back)	
DCC	DW	900L622		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	(8 or 16-bit ± offset to address)	
neue	B L	D. J	*		-				,	1	1				⊢	NOT(bit number of d) \rightarrow Z		
BCHG	R L	Dn,d #n,d		e¹ d¹	-	d	d	d	d d	d d	d d	d	-	-	-		Set Z with state of specified bit in d then	
nein	B L		*		-										2	NOT(bit n of d) → bit n of d	invert the bit in d	
BCLR	B L	Dn,d		6,	-	d	ď	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then	
	- V	#n,d		ď	-	d	d	d	d	d	d	d	-	-	-	0 → bit number of d	clear the bit in d	
BRA	BM3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr	
BSET	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then	
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d	
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)	
BTST	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d	
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged	
CHK	W	s,Dn	-*000	9	-	2	2	2	2	S	2	2	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare On with 0 and upper bound (s)	
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$0 \rightarrow q$	Clear destination to zero	
CMP ⁴	BWL	s,Dn	-***	9	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source	
CMPA 4	WL	s,An	_***	S	е	S	S	S	S	S	S	S	S	S	S	set CCR with An - s	Compare An to source	
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n	
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay	
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch	
																if Dn <> -1 then addr →PC }	(16-bit ± offset to address)	
SVID	W	s.Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= (16-bit remainder, 16-bit quotient)	
DIVU	w	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)	
EOR 4		Dn,d	-**00	е	+-	d	d	d	ď	d	d	d	-	_	s ⁴	Dn XOR d → d	Logical exclusive OR On to destination	
	BWL		-**00	1	ŀ	1	_	1	1	d	d	_	-		_	#n XDR d → d	Logical exclusive OR #n to destination	
EORI 4	BWL	#n,CCR	=====	đ	-	d	d	d	0	-	u	d	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR	
EORI 4	_			-	-	-	-	-	-		-				-			
	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	2	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)	
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)	
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)	
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception	
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	↑d → PC	Jump to effective address of destination	
JSR		d		-	-	d	-	-	d	d	d	d	d	Ь	-	$PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d	
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An	
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack	
																$SP + \#n \rightarrow SP$	(negative n to allocate space)	
LSL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	Χ-	Logical shift Dy, Dx bits left/right	
LSR		#n,Dy		d	-	-	-	-	-	-	-	_	-	-	S	C - U	Logical shift Dy, #n bits L/R (#n: 1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	_	_	<u>-</u>	□ → C	Logical shift d I bit left/right (.W only)	
MOVE 4		s,d	-**00	е	S ⁴	е	e	e	е	9	e	9	S	S	s ⁴	s → d	Move data from source to destination	
MOVE	W	s,CCR	=====	S	3	-	S					_			S			
			=====	-	+-	2	_	S	2	S	2	2	S	S	-		Move source to Condition Code Register	
MOVE	W	s,SR		S	-	2	S	S	2	2	2	2	S	S	S	$s \rightarrow SR$	Move source to Status Register (Privileged)	
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination	
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)	
				4	1 -		-	1	l -		I -	l -	I -	-	l -	An → U2P	Move An to User Stack Pointer (Privileged)	
	BWL	An,USP s,d	XNZVC	- Dn	S An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	_	All 7 bul	Have Air to book attack t billter (111111egea)	

NOVEM No. Ren. And	Opcode Size	Operand	erand	CCR	E	ffec	ctive	Addres	ess s=source, d=destination, e=either, i=displacemen		t	Operation	Description					
MUVEW WILDING S.R.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW WILDING S.R.P.P.Ch MUVEW S.R.P.Ch MV S.R					_			_	_			_						
SR-Rn	MOVEA4 WL :	s,An	-		S	е	S	S	S	S	S	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MUVEO MILL March Move March Move March Move March Move March Move March Ma	MOVEM ⁴ WL	Rn-Rn,d	₹n,d -		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
MUNEQ" L	:	s,Rn-Rn	-Rn		-	-	S	2	-	2	2	2	2	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MUILO	MOVEP WL	Dn,(i,An)	i,An) -		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
MULU W S.Dn -**00 e S S S S S S S S S					d	-	-	-	-	2	-	-	-	-	-	-		(Access only even or odd addresses)
MULL W S.Dn -**00 e s s s s s s s s s	MOVEQ4 L	#n,Dn)n -	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NBCD B	MULS W :	s,Dn	-	-**00	9	-	S	S	S	S	S	S	S	2	S	S	±16bit s * ±16bit Dn → ±0n	Multiply signed 16-bit; result: signed 32-bit
NEG SWL		s,Dn	-	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEB BWL	NBCD B	d	4	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	O - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NDP		d	4	****	d	-	d	d	d	d	d	d	d	-	-	-	O - d → d	Negate destination (2's complement)
NOT		d	,	****	d	-	р	d	d	d	d	р	р	-	-	-	O - d - X → d	Negate destination with eXtend
DR	NOP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
Dn.d				-**00	d	-	d	d	d	d	d	d	d		-	-	NOT(d) → d	Logical NOT destination (I's complement)
DRI	OR 4 BWL :	s,Dn	-	-**00	9	-	S	2	2	S	S	S	2	2	S	s4	s OR On \rightarrow On	Logical OR
DRI		Dn,d			9	-	d	d	d	d	d	d	d	-	-	-	On OR d \rightarrow d	(ORI is used when source is #n)
DRI		#n,d	-	-**00	d	-	d	d	d	d	d	d	d		-			Logical OR #n to destination
PEA	ORI 4 B	#n,CCR	CCR =	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR CCR \rightarrow CCR	Logical OR #n to CCR
RESET	ORI 4 W	#n,SR	SR ≡	====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
ROL ROL		S	-		-	-	S	-	-	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
ROR	RESET		-		-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROX	ROL BWL	Dx,Dy	у -	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROXL ROXR ROXD	ROR :	#n,Dy)y		d	-	-	-	-	-	-	-	-	-	-	S	•	Rotate Dy, #n bits left/right (#n: 1 to 8)
ROXR #n,Dy d					-	-	d	d	d	d	d	d	d	-	-	-	→ □	Rotate d 1-bit left/right (.W only)
ROXR		Dx,Dy	у '	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		#n,Dy)y		d	-	-		-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		d			-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			=	====	-	ı	,	-	-	-	-	,	-	,	-	1		Return from exception (Privileged)
SBCD B Dy,Dx *U*U* e			=	====	-	1	-	-	-	-	-	,	-	•	-	-		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-		-	-	-	-	-	-	-	-	-		-	-		
Scc B d d d d d d d d lf cc is true then l's → d else 0's → d lf cc true then d.B = 111 else d.B = 000 STOP #n =====			^	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-		Subtract BCD source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$),-(Ax)			-								-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Scc B	d	-		d	-	d	d	d	d	d	d	d	-	-	-		If cc true then d.B = 11111111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																		else d.B = 00000000
Dn.d					-	-	-	-	-	-	-	-	-	-	-			Move #n to SR, stop processor (Privileged)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****	9									2	2	s4		Subtract binary (SUBI or SUBQ used when
					9	ď⁴	d		d	d	d	d	d	-	-	-		source is #n. Prevent SUBQ with #n.L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						9			$\overline{}$					2	S			Subtract address (.W sign-extended to .L)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			'			-			_					-	-			Subtract immediate from destination
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				- 1	d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			^	****	9	-	-	-	-	-	-	-	-	-	-	-		Subtract source and eXtend bit from
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		-(Ay),-(Ax)),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
TRAP #n					u	-	-	-		-		-	-	-	-	-		Exchange the 16-bit halves of Dn
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect d, bit7 of d set to 1
TRAPV If V then TRAP #7 If overflow, execute an D TST BWL d -**00 d - d d d d d d d test d \rightarrow CCR N and Z set to reflect des	TRAP	#n	-		-	-	-	-	-	-	-	-	-	-	-	S		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d \rightarrow CCR N and Z set to reflect des																		
						-	-		-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
					d	-	d	d	d	d	d	d	d	-	-	-		N and Z set to reflect destination
					-		-		-				-				$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An)+ -(An) (iAn) (iAn,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BWL	s,d	s,d >	KNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset

- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Distributed under the GNU general public use license.

N	om	Prénom:	Classe:	
Τ.	OIII	······································	Clabbe.	

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.W #18,-6(A2)	\$005008 C9 10 00 12 D4 36 1F 88	Aucun changement
MOVE.W \$5004,3(A0,D0.W)	\$005008 C9 10 E7 21 D4 36 1F 88	Aucun changement
MOVE.B 5(A1),\$18(A1,D1.L)	\$005008 C9 10 11 C8 D4 36 1F 36	Aucun changement
MOVE.L -\$8(A1),-1(A2,D2.W)	\$005008 C9 10 11 C8 54 AF 18 B9	Aucun changement

Exercice 2

Opération	Taille (bits)	Nombre manquant (hexadécimal)	N	Z	V	C
\$7F + \$?	8	\$01	1	0	1	0
\$98BD + \$?	16	\$6743	0	1	0	1
\$98BD + \$?	32	\$8000000	1	0	0	0

Exercice 3

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.							
$\mathbf{D1} = \$00000001$	D3 = \$00002206						
$\mathbf{D2} = \$00000022$	D4 = \$0000000B						

Exercice 4

```
CopyDec move.l d0,-(a7)

adda.l d0,a1
adda.l d0,a2

\loop move.b -(a1),-(a2)
subq.l #1,d0
bne \loop

move.l (a7)+,d0
rts
```

```
Сору
            tst.l
                     d0
            beq
                     \quit
                     a1,a2
            cmpa.l
                     \quit
            beq
            blo
                     \inc
\dec
                     CopyDec
            jsr
            rts
\inc
                     CopyInc
            jsr
\quit
            rts
```