Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $FFFF0020 A0 = $00005000 PC = $00006000 D1 = $00000004 A1 = $00005008 D2 = $FFFFFF0 A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main
            move.l #$ffff,d7
next1
            moveq.l #1,d1
            tst.l
                    d7
                     next2
            bpl
            moveq.l #2,d1
            moveq.l #1,d2
next2
                     #$80,d7
            cmp.b
            ble
                     next3
            moveq.l #2,d2
next3
            clr.l
                     d3
            move.w #$132,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
            bne
                     loop3
next4
            clr.l
                     d4
                     #$1010,d0
            move.w
            addq.l #1,d4
dbra d0,loop4
loop4
                                    ; DBRA = DBF
quit
            illegal
```

Final Exam S3

Exercise 4 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write down the **IsNumber** subroutine that determines whether a string contains only digits.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits, **D0.L** returns 0.


Otherwise, **D0.L** returns 1.

2. Write down the **GetSum** subroutine that adds up all the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty and that contains only digits.

Output: **D0.L** returns the sum of the digits.

Example:



D0 should return 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

Tips:

Use a loop that for each character of the string:

- → Copies the current character in **D1.B**.
- → Converts the character into an integer.
- → Adds the integer to **D0.L**.
- 3. By using the **IsNumber** and **GetSum** subroutines, write down the **CheckSum** subroutine that returns the sum of the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits: **D0.L** returns 0 and **D1.L** returns the sum.

Otherwise: **D0.L** returns 1 and **D1.L** returns 0.

Final Exam S3 2/8

EAS	y68	K Quic	k Re	fei	rer	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.со	m/EAS	y68	SK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode	Size	Operand	CCR		Effe	ctive	Addres	S=2 2E	ource.	d=destina	ation, e	eithe=	r, i=dis	placemen	t	Operation	Description
ороссо	BWL	s,d	XNZVC				(An)+	-(An)	(i,An)	(iAn.Rn)				(i,PC,Rn)			2000. p. 0
ABCD	В	Dy,Dx	*U*U*		rsii.	(/511)	(Ally	(riii)	-	(Grin, Kiry	-	-	-	-	27.11	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В		0.0	В	-	-	-	_		-		-	-	-	-		
. DD A		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	9	S	S	2	S	S	2	S	S	S	2	s*	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	-	d	д	d	В	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	+-	1	d	d	d	ď	d	d	d		-		#n + d → d	Add quick immediate (#n range: 1 to 8)
			****	d	d	_	_	_	_	_	_	_	-		S		
ADDX	RMT	Dy,Dx		9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	•	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	2	S	S	S	2	s4	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	+	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
	_				ļ-	-		-							-		
ANDI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆 📥 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n:1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	r x x	Arithmetic shift ds I bit left/right (.W only)
Всс	BM ₃	address ²		-	-	-	† <u>-</u>	<u> </u>	-	<u> </u>	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
555	1011	auui saa														address → PC	(8 or 16-bit ± offset to address)
nnue	п .	D I	*	1	\vdash	,											
BCHG	B L	Dn,d	*	6	-	ď	d	ď	d d	ď	ď	ď	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
	L	#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	6	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
BRA	BM ₃	address ²		+-	+-	-	-	-	-	-	-	-	-	-	_	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*_	el	ŀ	_	d	_		d		d	-	-	_		Set Z with state of specified bit in d then
D9E1	D L				-	ď	_	ď	d d	_	d	_			-	NOT(bit n of d) \rightarrow Z	
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	e	-	d	d	d	d	d	d	d	d	Р	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000		+	S	S	S	S	S	S	S	S	2		if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100			q	d	ď	ď	d	q	d	-	-	-	D → d	Clear destination to zero
				u	- Λ	_	_	_			_						
CMP 4	BWL	s,Dn	_***	9	S4	S	S	S	S	S	S	2	S	S	S	set CCR with Dn – s	Compare On to source
CMPA ⁴	WL	s,An	_***	2	6	S	S	2	S	2	S	S	S	2	S	set CCR with An - s	Compare An to source
CMPI ⁴	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn.addres ²		-	+	_	-	-	-	_	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
DDGG	**	DII,duul'es		-	-	-	-	-	-	_	_	_	-	-	-	if Dn <> -1 then addr →PC }	(16-bit ± offset to address)
DUID				╀	╄		-										(
SVID	W	s,Dn	-***0	- 6	-	S	S	S	S	2	S	S	S	2	S	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	S	S	2	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR 4	BWL	Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XOR d → d	Logical exclusive DR On to destination
		#n,d	-**00	d	-	d	d	d	d	d	d	d	_	-		#n XDR d → d	Logical exclusive DR #n to destination
EORI 4		#n,CCR		u	H	u	u	u	u	u	u	u				#n XDR CCR → CCR	Logical exclusive DR #n to CCR
	В				-	-	-	-	-	-	-	-	-	-			
EORI ⁴	W	#n,SR	=====	_	-	-	-	-	-	-	-	-	-	-	2	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		+	+	d	-	.	d	d	d	d	d	д	-	↑d → PC	Jump to effective address of destination
	_	_		1-	1-	-											
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d
LEA	L	s,An		-	9	S	-	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	DWI	Dx,Dy	***0*	-	+	_	_		\vdash	 							Logical shift Dy, Dx bits left/right
	DWL			-	1-	-	-	-	_	-	-	-	-	-	-	x → □	
LSR		#n,Dy		d	-	-	ļ -	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	L		-	d	d	d	d	d	d	d	-	-	-	0->	Logical shift d I bit left/right (.W only)
	DMI	b,z	-**00	9	S ⁴	е	е	9	е	В	6	В	S	S	s ⁴	s → d	Move data from source to destination
MOVE 4	RMI		=====	-	1-	S	S	S	2	S	S	S	S	2	S	s → CCR	Move source to Condition Code Register
	_	s CCB				1 0	a	_	_						-		
MOVE	W	s,CCR			+	_	_	-	-								
MOVE MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	S	S	s → SR	Move source to Status Register (Privileged)
MOVE MOVE MOVE	W	s,SR SR,d			-	g g	s d	g d	g d	d s	g S	q s	-	-	-	SR → d	Move Status Register to destination
MOVE 4 MOVE MOVE MOVE MOVE	W	s,SR	=====	S	- d	_									-		
MOVE MOVE MOVE	W	s,SR SR,d	=====	s	- d	_	d		d	d	d	d	-	-	-	SR → d	Move Status Register to destination

Opcode	Size	Operand	CCR	E	ffec	ctive	Addres	S S=SI	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn		(An)	(An)+	-(An)	(i,An)	(i,An,Rn)		abs.L		(i,PC,Rn)		'	
M□VEA⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	s	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	Ь	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	2	S	2	S	2	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS		s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s	±16bit s * ±16bit Dn → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	д	d	d	р	-	-	-	0 - d _m - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX	BWL	_	****	d	-	d	d	d	d	d	d	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	Ь	-	d	d	d	d	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴	BWL		-**00	е	-	S	S	S	S	2	S	S	S	s	s ⁴	s OR On → On	Logical OR
		Dn,d		е	-	ď	ď	d	ď	ď	ď	ď	-	-	-	Dn OR d → d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	ď	d	-	-	2	#n OR d → d	Logical OR #n to destination
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical DR #n to CCR
ORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	_	-	-		#n OR SR → SR	Logical DR #n to SR (Privileged)
PEA		S		-	_	S	-	_	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET		a		-	_	-	-	_	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dy Dy	-**0*	9	_		_			-	-			-	-	NAAST ENCLET CITIE	Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy		d			_			-					S	[←	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUK	W	d d		u		d	d	d	d	d	d	d	_	_	-		Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	9	-	- u	- u	- u	- u	-	- u	- u	-	-	-	C X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		ď	_	_	_	_	_	_	_	_	_	-	S	C ← 	Rotate Dy, #n bits left/right (#n: 1 to 8)
INDAIN	w	d d		-	_	d	d	d	d	d	d	d	-	_	_	X	Rotate destination 1-bit left/right (.W only)
RTE	-"-		=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	_	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
0000		-(Ay),-(Ax)		-	_	_	_	е	_	_	_	_	_	-	_	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	ф	d	d	d	Ь	d	Ь	-	-	-	If cc is true then I's → d	If cc true then d.B = 11111111
000	_			ŭ		ľ	ı u	ŭ	ů		ů	ŭ				else D's → d	else d.B = 00000000
STOP		#n		-	_	-	-	_	_	-	-	-	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	9	S	S	S	S	S	S	S	S	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
000	DIV.	Dn.d		9	ď	ď	ď	ď	ď	ď	ď	ď	-	-	_	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴	WL	s,An		S	9	S	S	S	S	2	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	-	d	d	d	ď	d	ď	d	-	-		d - #n → d	Subtract immediate from destination
	BWL		****	d	d	d	d	d	d	ď	ď	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	9	u -	-	- u	u	- u	-	u	-	_	-	-	Dx - Dy - X → Dx	Subtract source and extend bit from
DUDA	DIV.	-(Ay),-(Ax)		-	_	_		е	_	_	_	_	_	_	_	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn Chy), (hx)	-**00	Ч	_	_	-	-	_	-	-	_	-	-		bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS		d	-**00	d	Ė	d	d	d	d	d	d	d	-		-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP	_	#n		u	_	u	u	u	- u	d .	u -	u	-	-		$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
IIVAE		πii		-		-		-		_	-	_	-	-	2	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV					\vdash											If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL	٦	-**00	- d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
	_			a	- ا	а		ď	d	Ü	d	ď		-	_	An → SP; (SP)+ → An	
UNLK	BWL	An	XNZVC	- Do	d An	- (An)	- (An)+	-(An)	(i,An)	(i,An,Rn)	aha W	aha I	- /: DP\	(i.PC,Rn)	- #n	AII → 3F; (3F)+ → AΠ	Remove local workspace from stack
	OWL	b,z	71142 V C	υII	All	(AII)	(HII)+	*(AII)	(I,AII)	(IIX,IIA,I)	du3.11	duS.L	(1,14)	(I,F6,KII)	#11		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)									
CC	Condition	Test	CC	Condition	Test					
T	true	1	VC	overflow clear	!V					
F	false	0	VS.	overflow set	٧					
ΗI"	higher than	!(C + Z)	PL	plus	!N					
T2n	lower or same	C + Z	MI	minus	N					
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)					
LO", CS"	lower than	С	LT	less than	(N ⊕ V)					
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$					
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z					

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
 - Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

- not affected, O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly

Last name:	First name:	Group:
------------	-------------	--------

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.W \$5006,(A1)+		
MOVE.W #36,4(A1)		
MOVE.B 3(A2),-4(A1,D1.L)		
MOVE.L -8(A1),-32(A1,D0.W)		

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$5A + \$A5	8					
\$7F8C + \$2000	16					
\$FFFFFFF + \$FFFFFFF	32					

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$	D3 = \$						
D2 = \$	D4 = \$						

sNumber			

	Computer Architecture -	- EPITA – S3 -	- 2017/2018
GetSum			

	Computer Architecture -	<u>- EPITA – S3 -</u>	- 2017/2018
CheckSum			