Key to Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

```
Initial values: D0 = $FFFF0020 A0 = $00005000 PC = $00006000 D1 = $00000004 A1 = $00005008 D2 = $FFFFFFF A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$9507,d7
            moveq.l #1,d1
next1
                    d7
            tst.l
            bpl
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
                    #$80,d7
            cmp.b
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w
                    #$255,d0
loop3
            addq.l #1,d3
            subq.b #1,d0
                    loop3
            bne
                    d4
next4
            clr.l
                    #$93524,d0
            move.l
loop4
            addq.l #1,d4
                                   ; DBRA = DBF
                    d0,loop4
            dbra
quit
            illegal
```

Exercise 4 (9 points)

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write down the **IsNumber** subroutine that determines whether a string contains only digits.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits, **D0.L** returns 0.


Otherwise, **D0.L** returns 1.

2. Write down the **GetSum** subroutine that adds up all the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty and that contains only digits.

Output: **D0.L** returns the sum of the digits.

Example:



D0 should return 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

Tips:

Use a loop that for each character of the string:

- → Copies the current character in **D1.B**.
- → Converts the character into an integer.
- → Adds the integer to **D0.L**.
- 3. By using the **IsNumber** and **GetSum** subroutines, write down the **CheckSum** subroutine that returns the sum of the digits contained in a string of characters.

<u>Input</u>: **A0.L** points to a string that is not empty.

Output: If the string contains only digits: **D0.L** returns 0 and **D1.L** returns the sum.

Otherwise: **D0.L** returns 1 and **D1.L** returns 0.

Key to Final Exam S3

	Sy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly le Size Operand CCR Effective Address s=source, d=destination, e=either, i=displacement Operation Description																	
Opcode	Size	Operand	CCR		Effec	ctive	Addres	S=2 2	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description	
	BWL	s,d	XNZVC				(An)+	-(An)						(i,PC,Rn)			•	
ABCD	В	Dy,Dx -(Ay),-(Ax)	*U*U*	6	-	-	-	- e	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination, BCD result	
ADD ⁴	BWL	s,Dn Dn,d	****	6	s d ⁴	s d	s d	s d	s d	s d	s d	s	S	8	s ⁴	s + Dn → Dn Dn + d → d	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)	
ADDA ⁴	WL	s,An		S	u e	S	S	S	S	S	S	S	S	S		s + An → An	Add address (.W sign-extended to .L)	
ADDI ⁴		#n,d	****	d	-	d	d	d	ď	d	ď	d	-	-		#n + d → d	Add immediate to destination	
ADDQ 4		#n,d	****	d	d	d	d	d	ď	d	d	d	-	-		#n + d → d	Add quick immediate (#n range: 1 to 8)	
ADDX		Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination	
AND 4	nwi	-(Ay),-(Ax)	-**00	-	-	-	-	9	-	-	-	-	-	-	-4	-(Ay) + -(Ax) + X → -(Ax)	Logical AND source to destination	
AND 4	BWL	s,Dn Dn,d		6	-	g g	g d	g S	g S	q s	s d	g S	2	2 -	s ⁴	s AND Dn \rightarrow Dn Dn AND d \rightarrow d	(ANDI is used when source is #n)	
ANDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	р	-	-		#n AND d → d	Logical AND immediate to destination	
NDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR	
NDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)	
/SL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X 🖚 🗀	Arithmetic shift Dy by Dx bits left/right	
\SR	w	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Arithmetic shift Dy #n bits L/R (#n: 1 to 1	
Всс	BM ₃	d addman ²		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds I bit left/right (.W only Branch conditionally (cc table on back)	
occ	DW	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then address → PC	(8 or 16-bit ± offset to address)	
3CHG	B L	Dn.d	*	e ¹	-	ď	ď	ď	ď	ď	ď	ď	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then	
NOLD.		#n,d	*	ď	-	d	d	d	d	ď	q	ď	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d	
ICLR	B L	Dn,d #n.d	*	d ¹	-	d	d d	d	q	q	d d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then clear the bit in d	
IRA	BM3	#n,o address ²		a.	-	d	а	0	d	d	-	0	-	-	-	$0 \rightarrow bit$ number of d address $\rightarrow PC$	Branch always (8 or 16-bit ± offset to add	
SET		Dn,d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then	
ואט		#n,d		ď	_	d	ď	d	ď	ď	ď	d	_	_	2	I → bit n of d	set the bit in d	
SR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse	
		Dn,d	*	e1	-	d	d	d	d	d	В	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d	
		#n,d		d^1	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged	
HK	W	s,Dn	-*UUU	9	-	2	2	S	2	S	2	S	2	2	2	if Dn <o dn="" or="">s then TRAP</o>	Compare On with O and upper bound (s)	
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	р	-	-	-	$0 \rightarrow q$	Clear destination to zero	
MP 4		s,Dn	_***	9	s ⁴	2	S	S	S	S	S	2	2	S	s	set CCR with Dn – s	Compare On to source	
CMPA 4	WL	s,An	_***	S	9	S	S	S	S	S	S	2	2	S		set CCR with An - s	Compare An to source	
CMPI 4	BWL	#n,d	_****	d	-	d	d	d	d	d	d	d	-	-		set CCR with d - #n	Compare destination to #n	
CMPM ⁴ OBcc	BWL	(Ay)+,(Ax)+ Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay) if cc false then { Dn-I \rightarrow Dn	Compare (Ax) to (Ay); Increment Ax and A Test condition, decrement and branch	
ZVIC	W	s,Dn	-***0	9		S	S	S	S		S	S	S	S	S	if Dn \leftrightarrow -1 then addr \rightarrow PC } ±32bit Dn / ±16bit s \rightarrow ±0n	(16-bit ± offset to address) Dn= [16-bit remainder, 16-bit quotient]	
IVU	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	2		32bit Dn / 16bit s → Dn	On= (16-bit remainder, 16-bit quotient)	
OR ⁴		Dn,d	-**00	9	-	d	d	d	q	ď	Ч	d	-	-		Dn XOR d → d	Logical exclusive OR On to destination	
		#n,d	-**00		-	ď	ф	ď	q	Ч	q	ď	-	-		#n XOR d → d	Logical exclusive DR #n to destination	
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n XOR CCR → CCR	Logical exclusive DR #n to CCR	
ORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-		#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged	
XG		Rx,Ry		9	В	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)	
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)	
LLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception	
IMP		d		-	-	d	-	-	d	d	d	ď	d	d	-	↑d → PC	Jump to effective address of destination	
SR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address of	
.EA	L	s,An		-	6	2	-	-	S	S	S	2	2	2	-	↑s → An	Load effective address of s to An	
INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$ $SP + \#n \rightarrow SP$	Create local workspace on stack (negative n to allocate space)	
.SL	BWL	Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	X.	Logical shift Dy, Dx bits left/right	
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)	
MONE #	W	d	_++^^	-	- A	d	d	d	d	d	d	d	-	-	- 4		Logical shift d 1 bit left/right (.W only)	
MOVE 4	_	s,d	-**00	9	S ⁴	6	9	9	9	В	6	9	2	S	s4		Move data from source to destination	
	W	s,CCR		S	-	S	2	S	S	S	S	2	2	2		s → CCR	Move source to Condition Code Register	
10VE	347						S	S	S	S	S	S	S	2	S	$R2 \leftarrow z$	Move source to Status Register (Privileged	
IOVE IOVE	W	92,2 102		S	-	2		_		,i	J.	J				60 7 1	Mana Ctatus Daniatas to Jastination	
AOVE AOVE		SR,d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination	
ADVE ADVE ADVE					- d			_		- -	- -	- -	-	-	-	$SR \rightarrow d$ $USP \rightarrow An$ $An \rightarrow USP$	Move Status Register to destination Move User Stack Pointer to An (Privilegeo Move An to User Stack Pointer (Privilegeo	

Opcode	Size	Operand	CCR	E	Effec	ctive	Addres	s s=si	ource.	d=destina	tion, e:	eithe=	r. i=dis	placemen	t	Operation	Description
Броссо	BWL	s,d	XNZVC	-	An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L	(i,PC)	(i,PC,Rn)		270. 2.12.1	2000
MOVEA4		s,An		s	е	S	S	S	S	S	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	_		(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	ф	-	d	d	d	ф	d	d	d	-	-	-	0 - d ₁₀ - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	ď	d	ď	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX		d	****	d	-	ď	ď	d	ď	d	ď	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	ф	d	d	ф	d	d	d	-	-	-	NOT(d) → d	Logical NOT destination (I's complement)
OR ⁴		s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	s ⁴	s OR On → On	Logical OR
lan.		Dn,d		9	_	ď	ď	ď	ď	ď	ď	ď	-	-	-	Dn OR d → d	(DRI is used when source is #n)
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	ď	d	ď	d	-	-		#n OR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	-	_	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	_	_	-	_	-	-	-	-	-	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	"1	S		_	_	S	-	_	S	S	S	S	S	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET		۵				-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	Dx,Dy	-**0*	9	-	<u> </u>	-	_	-	-	-	_	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy	Ů	d e		_	_	-	_	_	-	-			s	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUK	W	#11,Dy		u		d	d	d	d	d	d	d	_	_	-		Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	9	-	-	- u	- u	- u	-	- u	- u	-	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
ROXR	DIVL	#n,Dy		q	_	_	_	_	_	_	_	_	_	_	S	C - X	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUAK	W	d d		-	_	d	d	d	d	d	d	d	_	_	-	X 📥 C	Rotate destination 1-bit left/right (.W only)
RTE	-"	u	=====	-	_	-	-	-	-	-	-	-	-	-	_	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	_	_	_	-	-	-	_	-	-	-	$(SP)^+ \rightarrow CCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS						-	-	_	_	_	-	_	-	-	_	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	_	-	-	_	-	_	-	_	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
0000		-(Ay),-(Ax)		-			_	е	_	_	_	_		_	_	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	_	ф	d	d	d	ф	Ь	d	-	-		If cc is true then I's \rightarrow d	If cc true then d.B = 11111111
ULL		u		u		"	u	u	u	u	u	u	_		_	else O's → d	else d.B = 00000000
STOP		#n	=====	_		_	_	_	_	_	-	_	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	9	-	S	S	S	S	S	S	S	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
000	DIVL	Dn,d		6	s d ⁴	ď	q	q	q	q	ď	q	-	-	١.	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s,An		S	e	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	q	-	d	q	q	q	q	q	q	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	е	ш	u	u -	u -	- u	- U	u -	u -	-	-	- 2	Dx - Dy - X → Dx	Subtract source and eXtend bit from
PUDY	DWL	-(Ay),-(Ax)		В	-	-	-		-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	-(Ay),-(AX)	-**00	-	-	-	-	9	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	- d	d	d	- d	٠ ـ	ď	d	-	-	-	test d→CCR: 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
	В			u	-	u	u	a	u	d	u	a	-	-	-		
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC →-(SSP); (VSP)-(SSP);	Push PC and SR, PC set by vector table #n
TDADV					Н											(vector table entry) → PC	(#n range: 0 to 15) If overflow, execute an Overflow TRAP
TRAPV	DWI		-**00	-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	
TST	BWL			d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	DWI	An		- D-	d	- /A-1	(Ac):	- //->	/: A=>	/: A = N = \	ahr W	ab- I	/: DO	/: DC D_1	#-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(AII)	(An)+	-(An)	(i,An)	(i,An,Rn)	ads.W	ads.L	(1,26)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
L2 _n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	С	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	![(N ⊕ V) + Z]			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L \$5006,(A1)+	\$005008 48 C0 C9 10 D4 36 1F 88	A1 = \$0000500C
MOVE.L #63,2(A1)	\$005008 C9 10 00 00 00 3F 1F 88	No change
MOVE.B 1(A2),-6(A2,D1.L)	\$005008 C9 10 11 C8 D4 36 79 88	No change
MOVE.W -8(A1),\$12(A1,D2.W)	\$005008 C9 10 54 AF D4 36 1F 88	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$59 + \$A4	8	\$FD	1	0	0	0
\$7F8C + \$24A6	16	\$A432	1	0	1	0
\$FFFFFFF + \$EEEEEEEE	32	\$EEEEEEED	1	0	0	1

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$00000001	D3 = \$00000055						
$\mathbf{D2} = \$00000002$	D4 = \$00003525						

Exercise 4

```
IsNumber
                    move.l a0,-(a7)
\loop
                    move.b
                            (a0)+,d0
                            \number
                    beq
                            #'0',d0
                    cmpi.b
                            \notANumber
                    blo
                            #'9',d0
                    cmpi.b
                    bls
                            loop
\notANumber
                    moveq.l #1,d0
                            \quit
                    bra
\number
                    clr.l
                            d0
\quit
                    movea.l (a7)+,a0
                    rts
```

```
GetSum
                      movem.l a0/d1,-(a7)
                      clr.l
clr.l
                                d0
                                d1
\loop
                      move.b
                                (a0)+,d1
                                \quit
                      beq
                               #'0',d1
d1,d0
                       sub.b
                       add.l
                                \loop
                      bra
\quit
                      movem.l (a7)+,a0/d1
                      rts
```

```
CheckSum
                     jsr
                             IsNumber
                     tst.l
                     bne
                              \notANumber
\number
                     jsr
                             GetSum
                     move.l
                             d0,d1
                     clr.l
                             d0
                     rts
\notANumber
                     clr.l
                             d1
                     rts
```