# Partiel S3 Architecture des ordinateurs

**Durée: 1 h 30** 

Répondre exclusivement sur le document réponse.

## Exercice 1 (4 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

```
Valeurs initiales: D0 = $FFFF0020 A0 = $00005000 PC = $00006000 D1 = $00000004 A1 = $00005008 D2 = $FFFFFFF A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

## Exercice 2 (3 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

## Exercice 3 (4 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
            move.l #$9507,d7
            moveq.l #1,d1
next1
                    d7
            tst.l
            bpl
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
                    #$80,d7
            cmp.b
            ble
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.w
                    #$255,d0
loop3
            addq.l #1,d3
                   #1,d0
            subq.b
                    loop3
            bne
                    d4
next4
            clr.l
                    #$93524,d0
            move.l
            addq.l #1,d4
loop4
                                   ; DBRA = DBF
                    d0,loop4
            dbra
quit
            illegal
```

Partiel S3 1/8

## Exercice 4 (9 points)

Toutes les questions de cet exercice sont indépendantes. À l'exception des registres utilisés pour renvoyer une valeur de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de vos sous-programmes. Une chaîne de caractères se termine toujours par un caractère nul (la valeur zéro). On suppose pour tout l'exercice que les chaînes ne sont jamais vides (elles possèdent au moins un caractère non nul).

1. Réalisez le sous-programme **IsNumber** qui détermine si une chaîne de caractères contient uniquement des chiffres.

Entrée : A0.L pointe sur une chaîne qui n'est pas vide.

<u>Sortie</u>: Si la chaîne contient uniquement des chiffres, **D0.L** renvoie 0. Autrement, **D0.L** renvoie 1.

2. Réalisez le sous-programme **GetSum** qui additionne tous les chiffres présents dans une chaîne de caractères.

Entrée : **A0.L** pointe sur une chaîne qui n'est pas vide et qui contient uniquement des chiffres.

Sortie : **D0.L** renvoie la somme de tous les chiffres de la chaîne.

#### Exemple:

<b>A0</b> →	'7'	'0'	'4'	'8'	'9'	'4'	'2'	'0'	'3'	0

**D0** doit renvoyer la valeur 37 (37 = 7 + 0 + 4 + 8 + 9 + 4 + 2 + 0 + 3).

#### **Indications:**

Réalisez une boucle qui pour chaque caractère de la chaîne :

- → Copie le caractère en cours dans le registre **D1.B** :
- → Convertit le caractère en une valeur numérique ;
- → Ajoute la valeur numérique du caractère au registre **D0.L**.
- 3. À l'aide des sous-programmes **IsNumber** et **GetSum**, réalisez le sous-programme **CheckSum** qui renvoie la somme des chiffres d'une chaîne de caractères.

Entrée : A0.L pointe sur une chaîne qui n'est pas vide.

<u>Sortie</u>: Si la chaîne contient uniquement des chiffres: **D0.L** renvoie 0 et **D1.L** renvoie la somme.

Autrement: **D0.I**, renvoie 1 et **D1.I**, renvoie 0.

Partiel S3 2/8

Oocode		K Quic	CCR										•	m/EAS placemen	_	Operation	t © 2004-2007 By: Chuck Kelly Description
upcoue	BWL	s.d	XNZVC	_	An		(An)+	-(An)	(i,An)	(i.An.Rn)				(i,PC,Rn)		operation	Description
ABCD	В	Dy,Dx	*U*U*		All	(/////	(AII) -	(AII)	(1,511)	(ichiichii)	uua.n	uua.c	(1,1 0)	(i,i d,itil)	2711	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
ADLU	В	-(Ay),-(Ax)	0.0	9	-	-	_	е	_	_	_	_	_	-	-		destination, BCD result
ADD 4	BWL	s.Dn	****	-	-	-		_						-	s <sup>4</sup>	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
AUU	DWL	Dn.d		9	s d <sup>4</sup>	s d	s d	g S	g d	g S	g d	g	2	S	8	S + UII → UII Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL			9	-	_	_	_	_		_	_				s + An → An	,
		s,An	****	S	9	S	S	S	S	S	S	S	S	S	-		Add address (.W sign-extended to .L)
ADDI <sup>4</sup>		#n,d	****	d	-	d	d	d	d	d	d	ď	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL		-**00	9	-	S	S	S	S	S	S	S	2	2		s AND Dn → Dn	Logical AND source to destination
		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	Dn AND d $\rightarrow$ d	(ANDI is used when source is #n)
ANDI 4		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	2	#n AND d $\rightarrow$ d	Logical AND immediate to destination
ANDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	2	#n AND CCR $\rightarrow$ CCR	Logical AND immediate to CCR
ANDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged
/SL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X T	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	X X	Arithmetic shift ds 1 bit left/right (.W on
3cc	$BM_3$	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
3CHG	ВL	Dn,d	*	e	-	d	d	d	d	d	ф	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
20110		#n,d		ď	-	ď	ď	ď	ď	ď	ď	ď	_	-	s	NOT(bit n of d) → bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e	-	d	d	d	ď	d	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
JULIN	. L	#n,d		ď	_	ď	ď	ď	ď	ď	ď	ď	_	-		0 → bit number of d	clear the bit in d
3RA	BW3	address <sup>2</sup>		u		u	-	- u	- u	-	u	-	_	-	-	address → PC	Branch always (8 or 16-bit ± offset to ac
SSET	_	Dn,d	*	-	-	-	d	ď	- d	d	- Н	ď	-	-	$\vdash$		
19E1	вι	#n,d		e <sup>1</sup>	-	d	d	_	ď	d	d	d		-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then set the bit in d
200	DW3			-	-	d		d					-		S	1 → bit n of d	
3SR	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
TST	ВL	Dn,d	*	e <sup>1</sup>	-	d	d	d	d	d	d	d	d	d .	-	NDT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NDT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	9	-	2	2	2	2	2	2	2	2	Z	S	if Dn<0 or Dn>s then TRAP	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$D \rightarrow q$	Clear destination to zero
CMP 4	BWL	s,Dn	_***	9	s <sup>4</sup>	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	-***	s	е	S	S	S	S	S	S	s	S	S	s	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	ď	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM 4		(Ay)+,(Ax)+	_***	-	-	-	9	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and
DBcc	W	Dn,addres <sup>2</sup>				_	-	_	-	-	-	_	_	-	_	if cc false then $\{Dn-1 \rightarrow Dn\}$	Test condition, decrement and branch
DDGG	**	DII,duul'es		-	-	-	-	-	-	-	-	-	_	-	-	if Dn ⇔ -1 then addr →PC }	(16-bit ± offset to address)
nive	W	- D	-***0	_	-	_	_	_	_	_	_	_		_	_	±32bit Dn / ±16bit s → ±Dn	( ,
ZVIC		s,Dn	_***0	9	-	2	S	S	S	S	S	2	S	2	S		Dn= ( 16-bit remainder, 16-bit quotient )
DIVU.	W	s,Dn	-	9	-	S	S	S	S	S	S	2	S	S	S	32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )
OR <sup>4</sup>	BWL	Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s⁴	Dn XOR d $\rightarrow$ d	Logical exclusive OR On to destination
ORI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n XDR d → d	Logical exclusive DR #n to destination
ORI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	2	$\#_n$ XOR CCR $\rightarrow$ CCR	Logical exclusive DR #n to CCR
ORI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive OR #n to SR (Privilege
XG	L	Rx,Ry		9	е	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
XT	WL		-**00	d	-	-	-	-	-	-	-	-	-	-	-		Sign extend (change .B to .W or .W to .L)
LLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC→-(SSP); SR→-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR		d		Ė	-	d	-	-	ď	d	ď	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address
		_		-	-	_			_		_	_	_				
.EA	L	s,An		-	9	2	-	-	S	S	S	S	2	2	-	$\uparrow_s \rightarrow An$	Load effective address of s to An
.INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
															$oxed{oxed}$	SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗖 🗖 🗖	Logical shift Dy, Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	<b>-</b> X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	_	0 <del>-&gt;</del> C	Logical shift d I bit left/right (.W only)
MOVE 4	BWL	s,d	-**00	9	s <sup>4</sup>	е	9	9	е	В	е	В	S	S	s <sup>4</sup>	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	S	S	S	S	S	S	S	S	S		s → CCR	Move source to Condition Code Register
	W	s,SR	=====	S	-	S	S	S	S	S	S	S	S	2	S	s → SR	Move source to Status Register (Privileg
AUDVE 1				_	Ť	q	q	q	q q	d d	q	q	٥	-	- 8	SK → q	Move Status Register to destination
	w	I N K G			-									-		100 7 H	LINOVE OTOTOP IVEGISTEL TO DESTINGUID
AOVE AOVE	W	SR,d		d	-	_	_	_	_		_	_			$\vdash$		
		USP,An An,USP		-	d	-	-	-	-	-	-	-	-	-	-	USP → An An → USP	Move User Stack Pointer to An (Privilege Move An to User Stack Pointer (Privilege

Partiel S3 – Annexes 3/8

Opcode	Size	Operand	CCR	1	Effec	ctive	Addres	<b>S</b> S=S	ource.	d=destina	tion. e:	eithe=	r. i=dis	placemen	t	Operation	Description
Броссо	BWL	s,d	XNZVC	-	An	(An)	(An)+	-(An)	(i,An)		abs.W	abs.L		(i,PC,Rn)		270. 2.12.1	2000. p.1011
MOVEA <sup>4</sup>	_	s,An		S	е	S	S	S	S	2	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM*		Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	s	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	ф	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	_	-	_	1. , . ,	(Access only even or odd addresses)
MOVEQ <sup>4</sup>	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	s	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В.	d	*U*U*	d	-	d	d	d	ď	d	d	d	-	-	-	0 - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	ď	d	d	ď	d	q	d	-	-	-	0 - d → d	Negate destination (2's complement)
NEGX		d	****	d	-	ď	d	d	ď	ď	ď	d	-	-	-	0 - d - X → d	Negate destination with eXtend
NOP	01112			-	-	-	-	-	-	-	-	-	_	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	_	ф	d	d	д	d	д	d	-	-	_	NOT( d ) → d	Logical NOT destination (I's complement)
OR <sup>4</sup>		s,Dn	-**00	9	-	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	s OR On → On	Logical OR
un.	DIVE	Dn,d		9	_	ď	ď	ď	ď	ď	ď	ď	-	-	-	Dn OR d → d	(DRI is used when source is #n)
ORI <sup>4</sup>	BWL	#n,d	-**00	d	-	ď	d	d	d	d	d	d	-	-		#n DR d → d	Logical OR #n to destination
ORI <sup>4</sup>	В	#n,CCR	=====	-	-	-	- u	u -	-	-	- u	-	_	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI <sup>4</sup>	W	#n,SR			_		-		-	-	-	-	_	-		#n OR SR → SR	Logical DR #n to SR (Privileged)
PEA	"	#11,01K S		-	-	S	-	-	S		s	s	s	2	- 2	↑s → -(SP)	Push effective address of s onto stack
RESET	L	2		-	-	- 2	-	-	-	S -	- 5	-	- 5	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	Dx,Dy	-**0*	-	-	-	-	-	-	-	-	-	_	-	_	ASSERT RESET LINE	Rotate Dy, Dx bits left/right (without X)
ROR	DWL	#n,Dy	0	9	-	-	-	-	_	-	_	-	-	-	-	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUK	W	#n,uy d		d	-	d	d	d	d	d	d	d	_	-	S	3	Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	9	-	ш	- u	u -	_ u	- u	- u	u -	_	-	-	Y	Rotate Dy, Dx bits L/R, X used then updated
ROXR	DWL	#n,Dy		d			_	-	_		_			_	S	C X	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUAK	W	#11,Dy		u -		d	d	d	d	d	d	d	_	_		X 📥 C	Rotate destination 1-bit left/right (.W only)
RTE	"	u		-	-	_ u	u -	u -	- u	-	- u	- u	-	_	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	_	-		-	-	-	_	-	-	_	$(SP)^+ \rightarrow GCR, (SP)^+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	_	-	-		-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	_	-	-	-	-	-	-	-	-	-	_	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
3000		-(Ay),-(Ax)	0 0	E				е	_	-	_	_	]	_		$-(Ax)_{10} - (Ay)_{10} - X \rightarrow (Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	ď	d	d d	d	ď	ď	d	-	-	_	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
acc	В	u		u	-	l u	u	u	l u	u	u	u	_	-	-	else O's → d	else d.B = 00000000
STOP		#n			$\vdash$			-	_	-	-	-	_		_	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s,Dn	****	-	-	-	-							-	S S <sup>4</sup>	#n → sk; slur Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
200	DWL	Dn,d		9	s d <sup>4</sup>	g d	g S	g S	g d	2	g d	2	2 -	2	S	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA <sup>4</sup>	WL			9	-	_			_	d		d			-		
SUBI 4		s,An	****	2	9	S	g g	2	S	2	S	s d	2	2	S	An - s → An	Subtract address (.W sign-extended to .L) Subtract immediate from destination
		#n,d	****	d	-	d	_	d	d	d	d	_				d - #n → d	
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	_	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
OWAD	***	-(Ay),-(Ax)	++00	-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	destination
	W		-**00	_	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
ZAT	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
TO LOW																(vector table entry) → PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$ ; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ OR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc )					
CC	Condition	Test	CC	Condition	Test
Ī	true	1	VC	overflow clear	!V
F	false	0	VS	overflow set	V
ΗI <sup>u</sup>	higher than	!(C + Z)	PL	plus	!N
LS <sub>n</sub>	lower or same	C + Z	MI	minus	N
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LO", CSª	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	<b>!</b> Z	GT	greater than	![(N ⊕ V) + Z]
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset

- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

USP User Stack Pointer (32-bit) SP Active Stack Pointer (same as A7)

SSP Supervisor Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend \* set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

Partiel S3 – Annexes 4/8

Nom:		Prénom	•	Classe	
------	--	--------	---	--------	--

## DOCUMENT RÉPONSE À RENDRE

## Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	Aucun changement
MOVE.L \$5006,(A1)+		
MOVE.L #63,2(A1)		
MOVE.B 1(A2),-6(A2,D1.L)		
MOVE.W -8(A1),\$12(A1,D2.W)		

## Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$59 + \$A4	8					
\$7F8C + \$24A6	16					
\$FFFFFFFF + \$EEEEEEEE	32					

## Exercice 3

	ès exécution du programme. n hexadécimale sur 32 bits.
<b>D1</b> = \$	<b>D3</b> = \$
<b>D2</b> = \$	<b>D4</b> = \$

Number			

GetSum	

CheckSum