Partiel S3 Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse. Ne pas écrire à l'encre rouge ni au crayon à papier.

Exercice 1 (3 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction.</u>

```
Valeurs initiales: D0 = $FFFF0005 A0 = $00005000 PC = $00006000 D1 = $FFFFFFF2 A1 = $00005008 D2 = $FFFF0002 A2 = $00005010 $005000 54 AF 18 B9 E7 21 48 C0 $005008 C9 10 11 C8 D4 36 1F 88 $005010 13 79 01 80 42 1A 2D 49
```

Exercice 2 (2 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

Exercice 3 (3 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
            move.l #$fff0,d7
            moveq.l #1,d1
next1
            cmpi.l #$1000,d7
                    next2
            moveq.l #2,d1
next2
            clr.l
            move.l #200,d0
loop2
            addq.l
                   #1,d2
            subq.b #4,d0
                    loop2
next3
            clr.l
                    d3
                    #$77777777,d0
            move.l
loop3
            addq.l
                    #1,d3
                    d0,loop3
            dbra
                                  ; DBRA = DBF
```

Exercice 4 (2 points)

Donnez les instructions qui modifient la valeur de **D1** afin de lui donner la valeur présente sur le <u>document réponse</u>. La valeur initiale de **D1** est \$87654321. <u>Utilisez uniquement les instructions SWAP</u>, <u>ROR et ROL</u>. Répondez sur le <u>document réponse</u>.

Partiel S3 1/8

Exercice 5 (10 points)

Toutes les questions de cet exercice sont indépendantes. À l'exception des registres utilisés pour renvoyer une valeur de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de vos sous-programmes. Une chaîne de caractères se termine toujours par un caractère nul (la valeur zéro). On suppose pour tout l'exercice que les chaînes ne sont jamais vides (elles possèdent au moins un caractère non nul). Un tableau de chaînes est constitué de plusieurs chaînes en mémoire les unes à la suie des autres. On suppose pour tout l'exercice qu'un tableau de chaînes contient toujours au moins une chaîne non vide. Un tableau de chaînes se termine toujours par deux zéros : le caractère nul de la dernière chaîne suivi d'un dernier zéro supplémentaire qui marque la fin du tableau.

1. Réalisez le sous-programme **next_str** qui renvoie l'adresse de la prochaine chaîne dans un tableau de chaînes (ou le dernier zéro du tableau s'il n'y a plus de chaînes).

Entrée : **A0.L** pointe sur une chaîne du tableau.

<u>Sortie</u>: **A0.**L pointe sur la prochaine chaîne dans le tableau ou sur le dernier zéro du tableau s'il n'y a plus de chaînes.

Attention! le sous-programme next_str est limité à 3 lignes d'instructions.

2. Réalisez le sous-programme **two_by_two_swap** qui inverse par pair les caractères d'une chaîne (pour les tailles impaires, le dernier caractère ne change pas).

Entrée : **A0.L** pointe une chaîne de caractères.

Sortie : La chaîne est modifiée en place (directement en mémoire).

Par exemple:

- Si **A0.L** pointe sur la chaîne « ABCDEF », alors la chaîne deviendra « BADCFE »
- Si A0.L pointe sur la chaîne « ABCDEFG », alors la chaîne deviendra « BADCFEG »

Attention! le sous-programme two_by_two_swap est limité à 13 lignes d'instructions.

3. À l'aide des sous-programmes **next_str** et **two_by_two_swap**, réalisez le sous-programme **swap_all** qui inverse par pair les caractères de toutes les chaînes d'un tableau de chaîne. Si une chaîne contient un nombre de caractères impair, son dernier caractère ne change pas.

Entrée : **A0.L** pointe sur la première chaîne d'un tableau de chaînes.

Sortie : Toutes les chaînes du tableau sont modifiées en place.

Attention! le sous-programme swap_all est limité à 10 lignes d'instructions.

Partiel S3 2/8

| | EASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly | | | | | | | | | | | | | | | | |
|-------------------|---|------------------------|---------------|----|----------------|----------|--|----------|--------|-----------|----------|--------|----------|-----------|----------------|--|--|
| Opcode | Size | Operand | CCR | | | | | | ource, | d=destina | tion, e: | eithe= | r, i=dís | placemen | t | Operation | Description |
| | BWL | b,z | XNZVC | Dn | Αn | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | • | · |
| ABCD | В | Dy,Dx | *U*U* | е | - | - | - | | - | - | - | - | - | - | - | $D_{Y D} + D_{X D} + X \rightarrow D_{X D}$ | Add BCO source and eXtend bit to |
| | | -(Ay)(Ax) | | - | - | _ | | В | - | - | - | - | - | - | - | $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ | destination, BCV result |
| ADO 4 | B₩L | s,Dn | **** | е | S | S | 2 | S | S | S | 5 | S | 2 | Z | s4 | s + Dn → Dn | Add binary (ADD) or ADDQ is used when |
| | | Dn,d | | В | ď⁴ | В | 4 | d | В | d | В | d | - | - | • | On + d → d | source is #n. Prevent ADDQ with #n.L) |
| ADDA 4 | ₩L | s,An | | 2 | В | Z | Z | 2 | 2 | 8 | Z | 8 | 2 | 2 | Z | s + An → An | Add address (.W sign-extended to .L) |
| ADDI 4 | BWL | #n,d | **** | d | - | d | d | d | В | d | Ь | d | - | - | 2 | #n + d → d | Add immediate to destination |
| ADDQ ⁴ | BWL | #n,d | **** | d | d | d | d | d | d | d | d | ď | - | - | s | #n + d → d | Add quick immediate (#n range: 1 to 8) |
| ADOX | BWL | | **** | е | - | - | - | - | - | - | - | - | - | - | - | $D_y + D_x + X \rightarrow D_x$ | Add source and eXtend bit to destination |
| | | -(Ay)(Ax) | | - | - | - | - | В | • | • | - | • | • | • | 1 | $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ | |
| AND 4 | BWL | s,Dn | -**00 | В | - | Z | Z | 5 | S | 8 | Z | 8 | S | 2 | 84 | | Logical AND source to destination |
| | | Dn, d | | е | - | d | d | d | d | d | d | d | - | - | - | Dn AND d → d | (ANDI is used when source is #n) |
| ANDI 4 | BWL | | -**00 | d | - | d | d | d | d | d | d | ď | • | • | | #n AND d → d | Logical AND immediate to destination |
| ANDI 4 | В | #n,CCR | ===== | - | - | - | - | - | - | • | - | , | • | • | S | #n AND CCR → CCR | Logical AND immediate to CCR |
| ANDI 4 | ₩ | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | 5 | #n AND SR → SR | Logical AND immediate to SR (Privileged) |
| ASL | BWL | Dx,Dy | **** | В | - | - | - | - | - | - | - | - | - | - | - | X → 0 | Arithmetic shift Dy by Dx bits left/right |
| ASR | | #n,Dy | | d | - | - | - | - | - | - | - | - | - | - | 8 | | Arithmetic shift Dy #n bits L/R (#n: I to 8) |
| | ₩ | d | | - | - | В | В | р | В | d | В | d | - | - | - | | Arithmetic shift ds I bit left/right (.W only) |
| Всс | BW3 | address ² | | - | - | - | - | - | - | - | | - | | - | • | if oc true then | Branch conditionally (cc table on back) |
| | | | | | | | | | | | | | | | | address → PC | (8 or 16-bit ± offset to address) |
| BCHG | B L | Dn,d | * | Б | - | d | В | р | ф | d | Д | d | - | - | - | NOT(bit number of d) \rightarrow Z | Set Z with state of specified bit in d then |
| | | #n,d | | ď | - | d | d | d | d | d | В | d | - | - | 2 | NOT(bit n of d) \rightarrow bit n of d | invert the bit in d |
| BCLR | ΒL | Dn,d | * | e | - | d | d | d | d | d | d | d | - | - | - | NOT(bit number of d) \rightarrow Z | Set Z with state of specified bit in d then |
| | | #n,d | | ď | - | d | d | В | В | d | В | d | - | - | 2 | $0 \rightarrow \text{bit number of d}$ | clear the bit in d |
| BRA | BW ³ | address ² | | - | - | - | - | - | - | , | - | , | | , | 1 | address → PC | Branch always (8 or 16-bit ± offset to addr) |
| BSET | B L | Dn,d | * | Б | - | В | В | р | В | d | В | d | - | - | - | NOT(bit n of d) \rightarrow Z | Set Z with state of specified bit in d then |
| | | #n,d | | ď | - | d | d | d | d | d | d | d | - | - | S | li i i i i i i i i i i i i i i i i i i | set the bit in d |
| BSR | BW3 | address ² | | - | - | - | - | - | - | - | - | - | - | - | - | $PC \rightarrow -(SP)$; address $\rightarrow PC$ | Branch to subroutine (8 or 16-bit ± offset) |
| ETST | ΒL | Dn,d | * | е | - | d | d | d | d | d | d | d | d | d | - | NOT(bit On of d) \rightarrow Z | Set Z with state of specified bit in d |
| | | #n,d | | ď | - | В | l d | В | В | d | Ы | d | В | d | S | NOT(bit #n of d) \rightarrow Z | Leave the bit in d unchanged |
| CHK | W | s,Dn | -*טטט | В | - | S | S | S | S | S | S | S | S | S | | if On<0 or On>s then TRAP | Compare On with 0 and upper bound (s) |
| CLR | BWL | d | -0100 | d | - | ď | d | Ь | В | d | В | d | - | - | - | D → d | Clear destination to zero |
| CMP 4 | BWL | s.Dn | _*** | е | s ⁴ | 8 | s | s | S | s | S | s | 2 | S | s ⁴ | set CCR with Dn - s | Compare On to source |
| CMPA 4 | | г,Ап | _*** | S | В | S | 2 | 2 | S | 2 | S | S | 2 | 2 | | | Compare An to source |
| CMPI 4 | BWL | | _*** | d | - | J | 1 | 4 | 1 | d | Ъ | ď | | - | | set CCR with d - #n | Compare destination to #n |
| CMPM 4 | | | _**** | - | - | <u> </u> | e | - | - | - | - | - | - | - | - | set CCR with (Ax) - (Ay) | Compare (Ax) to (Ay); Increment Ax and Ay |
| DBcc | W | Dn,addres ² | | - | - | - | - | _ | _ | _ | _ | - | - | _ | - | | Test condition, decrement and branch |
| 2200 | " | 511,243. 52 | | | | | | | | | | | | | | if On <> -1 then addr → PC } | |
| DIVS | ₩ | s.Dn | -***0 | е | - | 8 | s | s | s | s | s | s | s | 2 | S | ±32bit On / ±16bit s → ±On | On= [16-bit remainder. 16-bit quotient] |
| DIVU | ₩ | s.Dn | -***0 | е | - | 8 | 2 | S | 2 | s | 8 | S | 2 | 2 | 2 | 32bit Dn / 16bit s → Dn | On= [16-bit remainder, 16-bit quotient] |
| EOR 4 | BWL | On,d | -**00 | e | | ď | ď | d | ď | q | ď | 4 | - | - | s ⁴ | On XOR d → d | Logical exclusive OR On to destination |
| EORI 4 | | #n,d | -**00 | ď | _ | ď | 1 | d | g g | d | <u>д</u> | ď | _ | _ | | #n XOR d → d | Logical exclusive OR #n to destination |
| EORI 4 | В | #n,CCR | ===== | - | _ | <u> </u> | <u> </u> | | - | - | - | - | _ | _ | | #n XOR CCR → CCR | Lagical exclusive OR #n to CCR |
| EORI 4 | W | #n,SR | ===== | - | | - | . | _ | _ | _ | | _ | _ | _ | 2 | #n XOR SR → SR | Logical exclusive OR #n to SR (Privileged) |
| EXG | " | Rx,Ry | | е | е | - | | . | - | _ | _ | | | | - | register ←→ register | Exchange registers (32-bit only) |
| EXT | ₩L | Dn | -**00 | d | - | - | | - | - | - | | | - | | | Dr.B → Dr.W Dr.W → Dr.L | Sign extend (change .B to .W or .W to .L) |
| ILLEGAL | IIL | ווע | | ш | | - | - | - | _ | - | | _ | _ | _ | | $PC \rightarrow -(SSP); SR \rightarrow -(SSP)$ | Generate Illegal Instruction exception |
| JMP | | d | | - | - | <u>д</u> | - | _ | d | d | <u>-</u> | d | | d | - | $\uparrow d \rightarrow PC$ | Jump to effective address of destination |
| | | | | - | - | | <u> </u> | | _ | | | | | | _ | | , |
| JSR | | <u>d</u> . | | - | - | d | <u> </u> | - | d | d | d | d | d | d | - | $PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$ | push PC, jump to subroutine at address d |
| LEA | L | s,An | | - | В | 2 | - | - | 2 | 8 | 2 | 8 | 2 | 2 | • | ↑s → An | Load effective address of s to An |
| LINK | | An,#n | | - | - | - | - | - | - | - | - | - | - | - | - | $An \rightarrow -(SP); SP \rightarrow An;$ | Create local workspace on stack |
| 10) | 7000 | D D | | | | | | | | | | | | | | SP + #n → SP | (negative n to allocate space) |
| LSL | RALL | Dx,Dy | ***0* | E | - | - | - | - | - | - | - | - | - | - | • | X - 0 | Logical shift Dy, Dx bits left/right |
| LSR | | #n,Dy | | d | - | - | : | - | · . | - | - | - | • | - | 2 | 0 → C X | Logical shift Dy, #n bits L/R (#n: 1 to 8) |
| LADUE Á | ₩ | d | -** 00 | - | - 4 | d | d | В | В | d | В | d | - | - | - | | Logical shift d I bit left/right (.W only) |
| MOVE 4 | BWL | | | е | s4 | е | е | е | е | е | е | е | S | 2 | | b ← z | Move data from source to destination |
| MOVE | ₩ | s.CCR | ===== | S | - | S | 8 | S | S | 2 | S | S | 8 | S | | s → CCR | Move source to Condition Code Register |
| MOVE | ₩ | 92.2 | ===== | S | - | S | 8 | Z | S | S | S | S | 8 | S | S | s → SR | Move source to Status Register (Privileged) |
| MDVE | ₩ | SR,d | | d | - | д | Д | d | В | d | В | d | - | - | - | b ← 92 | Move Status Register to destination |
| MDVE | [| USP,An | | - | d | - | - | - | - | - | - | - | - | - | - | USP → An | Move User Stack Pointer to An (Privileged) |
| | | An.USP | | - | 2 | - | - | - | - | | - | - | | | - | An → USP | Move An to User Stack Pointer (Privileged) |
| | BWL | b,s | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #1 | | |
| _ | | 1.00 | | | | | | | | _ | | _ | | | | | 2/0 |

Architecture des ordinateurs – $E\underline{PITA} - S3 - 2023/2024$

| MUPEA' NIL 6.45 MAYONG DA JAC (MAN) (MAN) (AAA) (A | Opcade | Size | Operand | CCR | E | Effec | ctive . | Addres | S S=S | DUCCE. | d=destina | tion. e | eithe= | r. i=dis | placemen | ıt | Operation | Description |
|--|------------------|------|-------------|--------|----|-------|---------|--------|-------|--------|-----------|---------|--------|----------|-----------|----|--|---|
| Mile | | | | | _ | _ | | | | | | | | | | | | |
| MOPEN More superfield registers to first memory system MOPEN MORE SHOPE M | MOVEA4 | | | | S | е | s | | | | | | | | | _ | s → An | Move source to An (MOVE s,An use MOVEA) |
| Second S | MOVEM* | | | | - | - | d | - | d | d | Ь | д | d | - | - | - | | Move specified registers to/from memory |
| (An) (An) | | | s,Rn-Rn | | - | - | 2 | 2 | - | 2 | z | Z | 8 | z | S | - | s → Registers | (.W source is sign-extended to .L for Rn) |
| MINCE MIL MI | MOVEP | WL | Dn,(i,An) | | S | - | - | - | - | d | - | - | - | - | - | - | Dn → (i,An)(i+2,An)(i+4,A. | Move On to/from alternate memory bytes |
| MILL W 28 | | | (i,An),Dn | | d | - | - | - | - | 2 | - | - | - | - | - | - | $(i.An) \rightarrow Dn(i+2,An)(i+4.A.$ | (Access only even or odd addresses) |
| MILL | MOVEQ | l | #n,Dn | -**00 | d | - | - | | - | - | - | - | - | - | - | s | #n → D⊓ | Move sign extended 8-bit #n to Dn |
| NECO B d | MULS | W | s,Dn | -**00 | В | - | 2 | 2 | 2 | 2 | Z | Z | 8 | Z | S | 2 | ±16bit s * ±16bit On → ±On | Multiply signed 16-bit; result: signed 32-bit |
| MSC MSV d | MULU | W | s,Dn | -**00 | 6 | - | S | S | 2 | S | S | 2 | S | 2 | S | S | l6bit s * l6bit Dn → Dn | Multiply unsig'd 16-bit; result: unsig'd 32-bit |
| MSP MSP | NECD | B | d | *U*U* | d | | d | р | d | d | d | d | d | - | - | - | $D - d_{10} - X \rightarrow d$ | Negate BCD with eXtend, BCD result |
| NOTE WPL | NEG | BWL | d | **** | В | - | d | Ь | d | d | Ь | д | d | | - | - | 0 - d → d | Negate destination (2's complement) |
| NOT | NEGX | BWL | d | **** | d | - | d | Ь | d | d | Ь | д | d | | - | - | D - d - X → d | Negate destination with eXtend |
| CR | NDP | | | | - | - | - | - | - | - | - | - | - | - | - | - | None | No operation occurs |
| Dn | NDT | B₩L | d | -**00 | d | - | d | Ь | d | d | Ь | р | d | | - | - | $NOT(d) \rightarrow d$ | Logical NOT destination (I's complement) |
| Fig. | OR 4 | ₽₩L | s,Dn | -**00 | е | - | s | s | S | 8 | s | 8 | s | 8 | s | 8 | s OR Dn → On | Logical OR |
| DRI | | | On,d | | е | - | d | d | d | d | d | d | d | - | - | - | On OR d → d | (ORI is used when source is #n) |
| UR1 W #n.SR ==== - - - - - - - - | ORI ⁴ | BWL | #n,d | -**00 | d | - | d | В | d | d | Ь | д | d | - | - | S | #n DR d → d | Logical OR #n to destination |
| PEST | DRI ⁴ | В | #n,CCR | ===== | - | - | - | , | - | - | - | - | - | - | - | 2 | #n OR CCR → CCR | Logical OR #n to CCR |
| RESET | ORI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | s | #n OR SR → SR | Logical OR #n to SR (Privileged) |
| ROL RUR #n.Dy | PEA | L | S | | - | - | 2 | - | - | 2 | 2 | z | 8 | Z | 2 | - | $\uparrow_{\text{S}} \rightarrow -(\text{SP})$ | Push effective address of s anto stack |
| ROM | RESET | | | | - | - | - | - | - | - | - | - | - | - | - | - | Assert RESET Line | Issue a hardware RESET (Privileged) |
| ROM BWL DLDy | ROL | BWL | Dx,Dy | -**O* | В | - | - | - | - | - | - | - | - | - | - | - | | Rotate Dy, Dx bits left/right (without X) |
| ROX ROX ROX W d d d d d d d d d | ROR | | #n,Dy | | d | - | - | - | - | - | - | - | - | - | - | s | .4 | |
| ROXR #n.Dy d | | W | d | | - | - | d | d | ď | d | d | д | d | - | - | - | | Rotate d 1-bit left/right (.W only) |
| Rice | | BWL | | ***()* | В | - | - | • | - | - | - | - | - | - | - | - | C - [*] -] | Rotate Dy, Dx bits L/R, X used then updated |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ROXR | | #n,Dy | | д | - | - | - | - | - | - | - | - | - | - | 5 | X-4 | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | W | d | | - | - | d | В | d | d | Ь | д | d | - | - | - | L= | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | | - | - | - | - | - | - | - | - | - | - | - | - | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | ===== | - | - | - | - | - | - | - | - | - | - | - | - | | Return from subroutine and restore CCR |
| Carrell Carr | | | | | - | - | - | - | - | - | - | - | - | - | - | - | | |
| Scc B d d - d d d d d | 2BCD | 8 | | *ט*ט* | е | - | - | - | - | - | - | - | - | - | - | - | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | -(Ay),-(Ax) | | | - | - | | | - | | - | - | - | - | - | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | Scc | В | d | | d | - | d | В | d | d | В | d | d | - | - | - | | I |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | | | | | | | | | | | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | - | - | | - | - | - | - | - | - | - | | 2 | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | SUB 4 | B₩L | | **** | В | | | | | | | | | Z | S | S | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | | В | ď٩ | d | d | d | d | d | d | d | - | - | | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | | _ | е | _ | | | _ | | | | 8 | S | | | |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | | **** | d | - | d | d | d | d | d | Д | d | - | - | _ | | |
| SWAP W Dn | | | | | d | d | d | d | d | d | d | d | d | - | - | S | | Subtract quick immediate (#n range: 1 to 8) |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ZNBX | B₩L | | **** | 6 | - | - | - | - | - | - | - | - | - | - | - | | |
| TAS B d $-\star\star00$ d - d d d d d d d test d \to CCR; I \to bit7 of d N and Z set to reflect d, bit7 of d set to I TRAP #n | | | | | - | - | - | - | е | - | - | - | - | - | - | - | | |
| TRAP #n | | | On | | | - | - | - | - | - | | - | - | - | - | - | | |
| | | В | | | d | - | ď | d | d | d | d | В | d | - | - | - | | |
| TRAPV | TRAP | | #п | l | - | - | - | - | - | - | - | - | - | - | - | 2 | | Push PC and SR, PC set by vector table #n |
| TST BWL d $-**00$ d - d d d d d d d test d \rightarrow CCR N and Z set to reflect destination UNLK An $-**00$ d d An \rightarrow SP; (SP)+ \rightarrow An Remove local workspace from stack | | | | | | | | | | | | | | | | | | |
| UNLK An $$ d $ -$ An \rightarrow SP; (SP)+ \rightarrow An Remove local workspace from stack | | | | | | - | - | - | - | | - | - | - | - | - | - | | |
| | | BWL | | -**00 | d | - | d | Ь | d | d | Ь | д | d | - | - | - | | |
| B\L s,d XNZVC Dn An (An) (An)+ -(An) (i.An,Rn) abs.W abs.L (i.PC) (i.PC,Rn) #n | UNLK | | | | - | | - | - | - | - | - | - | - | - | - | - | $An \rightarrow SP; (SP) \rightarrow An$ | Remove local workspace from stack |
| | | BWL | s,d | XNZVC | On | Αn | (An) | (An)+ | -(An) | (i.An) | (i.An.Rn) | abs.W | abs.l | (i.PC) | (i.PC.Rn) | #п | | |

| Car | Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc) | | | | | | | |
|----------|---|----------|----|------------------|-----------------------|--|--|--|
| CC | Candition | Test | CC | Candition | Test | | | |
| T | true | 1 | VC | overflow clear | 1V | | | |
| F | false | 0 | ٧S | overflow set | ¥ | | | |
| HI | higher than | !(C + Z) | PL | plus | 1N | | | |
| LS" | lower or same | C + Z | MI | minus | N | | | |
| HS", CC° | higher or same | !C | GE | greater or equal | !(N ⊕ V) | | | |
| LD", CSa | lower than | C | LT | less than | (N ⊕ V) | | | |
| NE | not equal | !Z | GT | greater than | $![(N \oplus V) + I]$ | | | |
| EQ | equal | 1 | LE | less or equal | $(N \oplus V) + Z$ | | | |

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)

On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

Source, d Destination

Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

Effective address

Long only; all others are byte only

Assembler calculates offset

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

CCR Condition Code Register (lower 8-bits of SR) N negative, Z zero, Y overflow, C carry, X extend

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

* set according to operation's result, ≡ set directly

- not affected, O cleared, 1 set, U undefined

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

| Nom : | Prénom : | Classe : |
|-------|----------|----------|
|-------|----------|----------|

DOCUMENT RÉPONSE À RENDRE

Exercice 1

| Instruction | Mémoire | Registre |
|----------------------------|---|------------------------------------|
| Exemple | \$005000 54 AF 00 40 E7 21 48 C0 | A0 = \$00005004 A1 = \$0000500C |
| Exemple | \$005008 C9 10 11 C8 D4 36 FF 88 | Aucun changement |
| MOVE.W 20482,(A0)+ | | |
| MOVE.B #28,16(A0,D1.W) | | |
| MOVE.L -6(A1),-18(A2,D2.W) | | |

Exercice 2

| Opération | Taille (bits) | Résultat (hexadécimal) | N | Z | V | С |
|-------------------------|------------------|---------------------------|---|---|---|---|
| \$72 + \$91 | 8 | | | | | |
| \$00000072 + \$FFFFFF91 | 32 | | | | | |

Exercice 3

| Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits. | | | | | | |
|---|----------------|-----------------|--|--|--|--|
| D1 = \$ | D2 = \$ | D 3 = \$ | | | | |

| Exercice 4 Valeur finale de D1 : | \$43215687. Attention | ı, utilisez au maximum t | rois lignes d'instructio | ns. |
|--|-----------------------|--------------------------|---------------------------------|-----|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| Exercice 5 | | | | |
| next_str | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

| two_by_two_swap | |
|-----------------|--|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

| swap_all | |
|----------|--|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |