# Final Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

Do not use a pencil or red ink.

## Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

## Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

# Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$ff,d7
next1
            moveq.l #1,d1
            cmpi.w #$fe,d7
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            cmpi.b #$fe,d7
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.l
                   #518,d0
loop3
            addq.l
                    #1,d3
            subq.b
                    #2,d0
            bne
                    loop3
                    d4
next4
            clr.l
            clr.l
                    d0
loop4
                    #1,d4
            addq.l
                    d0,loop4
            dbra
                                   ; DBRA = DBF
```

Final Exam S3 1/10

## Exercise 4 (11 points)

All the questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write the **GetStart** subroutine that returns the address of the first occurrence of a character in a string.

<u>Input</u>: **A0.L** points to a string of characters.

**D0.B** holds the ASCII code of a character. We call this character C and we assume that it is in the string pointed to by **A0.L**.

Output: **A0.L** points to the first occurrence of C in the string.

#### Be careful. The GetStart subroutine must contain 4 lines of instructions at the most.

2. Write the **GetEnd** subroutine that returns the address located right after the last character in a sequence of identical characters. We consider that a sequence of identical characters can be made up of either a single character or several identical characters.

<u>Input</u>: **A0.L** points to a non-null character in a string. We call this character C. Output:

- If the character that follows C is different from C, then **A0.L** will point to the character that follows C.
- If there are several C characters in a row, then **A0.L** will point to the character that follows the last C.

For instance, let us consider the following string: "Heeeellooooo Wooorld"

- If **A0.L** points to "H", the returned address will be that of the first "e".
- If **A0.L** points to the first "e", the returned address will be that of the first "l".
- If **A0.L** points to the first "l", the returned address will be that of the first "o".
- If **A0.L** points to the first "o", the returned address will be that of the space character.
- If **A0.L** points to "r", the returned address will be that of the last "l".
- If **A0.L** points to "d", the returned address will be that of the null character.

Be careful. The GetEnd subroutine must contain 12 lines of instructions at the most.

Final Exam S3 2/10

3. By using the **GetStart** and **GetEnd** subroutines, write the **SuccessiveCount** subroutine that counts the number of characters in a sequence of identical characters. Such a sequence is in a string. If several sequences based on the same character are in the string, only the first sequence must be taken into account.

<u>Input</u>: **A0.L** points to a string of characters.

**D0.B** holds the ASCII code of a character. We call this character C and we assume that it is in the string pointed to by **A0.L**.

Output: **D0.L** holds the number of C characters in a row from the first C.

For instance, let us consider that **A0.L** points to the following string: "Heeeellooooo Wooorld"

- If **D0.B** holds "H", the returned value will be 1.
- If **D0.B** holds "e", the returned value will be 4.
- If **D0.B** holds "l", the returned value will be 2.
- If **D0.B** holds "o", the returned value will be 5.
- If **D0.B** holds "W", the returned value will be 1.
- If **D0.B** holds "d", the returned value will be 1.

Be careful. The SuccessiveCount subroutine must contain 12 lines of instructions at the most.

Final Exam S3 3/10

Final Exam S3 4/10

		K Quic		_									-	m/EAS	-		t © 2004-2007 By: Chuck Kelly
Opcode			CCR	_	_	_								placemen		Operation	Description
	BWL	s,d	XNZVC	1000	An	(An)	A CONTRACT	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy.Dx -(Ay),-(Ax)	*U*U*	- B		-	-	- E	-	-	-	-	-	-		$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ - $(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination, BCD result
ADD <sup>4</sup>	BWL	s,Dn Dn,d	****	8	s d <sup>4</sup>	s d	g	g	s d	s d	g	s d	S -	8	s <sup>4</sup>	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	8	S	8	S	2	8	2	S	S	s	S	s + An → An	Add address (.W sign-extended to .L)
ADDI <sup>4</sup>		#n,d	****	d	-	d	d	d	d	d	ď	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-		_	#n+d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	-	u	u	-	-	-	_ u	-	<u>u</u>	-	-	- 8	$D_{V} + D_{X} + X \rightarrow D_{X}$	Add source and eXtend bit to destination
AUUA	DWL	-(Ay),-(Ax)	400000000000000000000000000000000000000	9			-	В		_	-	-	-	-	1	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	And source and extend bit to destination
AND <sup>4</sup>	BWL	s,Dn	-**00	-	-	20550	-				2000			200	s <sup>4</sup>	s AND Dn $\rightarrow$ Dn	Logical AND source to destination
AND	DWL	Dn,d	00	8	8	d S	g g	g S	g g	q s	q 2	q S	2	S	- 8	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d e		d	d	d	d	d	d	d	-	-		#n AND d → d	Logical AND immediate to destination
ANDI <sup>4</sup>	BWL	#n,CCR	=====	U	-	-	-	-	-		-	-	_			#n AND CCR → CCR	Logical AND immediate to CCR
ANDI <sup>4</sup>					-	1.50		(E)		-		-	( <b>5</b> 0)		8	#n AND SR → SR	
	W	#n,SR	****	-	-		-		-		_	-	020		8		Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy		8	-	-	=	-	-	-	-	~	-	-	-	X 💠 = 0	Arithmetic shift Dy by Dx bits left/right
ASR	147	#n,Dy		d	-	-	1	-	-	1 5	1.7	l ī	-		2	r x x	Arithmetic shift Dy #n bits L/R (#n: 1 to 8
	W 3	d 2	5	-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BM <sub>3</sub>	address <sup>2</sup>		-	~		*	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
				_			L.		<u>.</u>		<u> </u>					address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn,d	*	B,	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
-		#n,d		ď	-	d	d	d	d	d	d	d	**		S	NDT(bit n of d) $\rightarrow$ bit n of d	invert the bit in d
BCLR	BL	Dn,d	*	e.	*	d	d	d	d	d	d	d		-	ž.	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		qı	-	d	d	d	d	d	d	d	120	- 2	S	D → bit number of d	clear the bit in d
BRA	BM <sub>3</sub>	address <sup>2</sup>		-	-	-	-	0. <b>4</b> 00	(40)	-	-	~	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to add
BSET	BL	Dn.d	*	e <sub>l</sub>	Ξ	d	d	d	d	d	d	d	(+):	le le	$\sim$	NDT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	- 8	S	1 → bit n of d	set the bit in d
BSR	$BM_3$	address <sup>2</sup>		12	-	720	120	828	120		12		- 2	2	2	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BIZI	BL	Dn,d	*	el	-	d	d	d	d	d	d	d	d	d	-	NDT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
698031907		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	В	-	8	S	S	S	S	S	2	8	S	-	if Dn <o dn="" or="">s then TRAP</o>	Compare On with D and upper bound (s)
CLR	-	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	□ → d	Clear destination to zero
CMP 4	and the local division in the local division	s,Dn	_***	В	s <sup>4</sup>	S	8	2	8	S	S	8	S	S	s <sup>4</sup>	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	S	В	2	8	8	2	S	2	2	2	2	S	set CCR with An - s	Compare An to source
CMPI 4		#n,d	_****	d	-	d	d	d	ď	d	d	d	-			set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	В	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-		-	-	-	-	-	-		if cc false then $\{Dn-1 \rightarrow Dn\}$	Test condition, decrement and branch
0066	- 11	D II, DUUI GA		257		10782	221	9700	1989	551	5450		145%			if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	8	_	S	S	S	8	S	S	S	S	S	S		Dn= [ 16-bit remainder, 16-bit quotient ]
DIVU		s,Dn	-***0	8			8		8		2	8	2	S		32bit Dn / 16bit s → Dn	Dn= [ 16-bit remainder, 16-bit quotient ]
EDR 4		Dn,d	-**00	8	-	g d	d	z d	q	g d	d d	d	-	- 8		On XOR d → d	Logical exclusive DR On to destination
EDRI 4		#n,d	-**00	q	-		-	d		d			120	- E		#n XDR d → d	
			=====	0	-	d	d	0	d	a	d	d		-	S		Logical exclusive DR #n to destination
EDRI 4	В	#n,CCR		-	-	-	-		1-1	-	-	-	-		S	#n XOR CCR → CCR	Logical exclusive DR #n to CCR
EDRI 4	W	#n,SR		-	-	•	-	9.40	(#3	-	2-0	-	3,*3	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx.Ry	++25	В	В	100	-	115	17.0	-	(2)	-		-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	14	121	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL			manaa	-	-		-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d	72.72 mm	-	-	d	-	3#3	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR		d		7	-	d	-5:	5 <b>7</b> 3	d	d	d	d	d	d	-	$PC \rightarrow -(SP)$ ; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	В	8	1 8	-	8	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	¥	Ψ.	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
0.000,000																$SP + \#n \rightarrow SP$	(negative n to allocate space)
LZL	BWL	Dx,Dy	***0*	В	-	25=5	-	S#3	180	-	:	-	:	-	-	X-	Logical shift Dy, Dx bits left/right
LSR		#n,Dy	Swy.C	d	_	1	2	843	123		949	2	120	2	S	C <b>← T</b> C C C C C C C C C C C C C C C C C C	Logical shift Dy, #n bits L/R (#n: 1 to 8)
C704	W	d		-	~	d	d	d	d	d	d	d	3+3	-	-		Logical shift d 1 bit left/right (.W only)
MOVE 4	11	s,d	-**00	В	s <sup>4</sup>	В	В	В	В	В	В	В	2	S	s <sup>4</sup>	s → d	Move data from source to destination
MOVE	W	s,CCR		2	-	S	8	2	2	2	2	2	2	2	8	s → CCR	Move source to Condition Code Register
MOVE		s,cck s,SR		2					2		2	2			S	s → SR	Move source to Status Register (Privileged)
MOVE		SR,d		d	Ĥ	g Z	g d	z d	q 8	g d	d g	q	2	- 2	- 8	SR → q	Move Status Register to destination
MOVE	11	USP,An		-	-	-	_		_	-	_	_		-	-		
MUVE	L			7	d	(73)	- 5	19 <b>7</b> 0	(7/4)	5	0.70	ā	170	7	-	USP → An	Move User Stack Pointer to An (Privileged)
	BWL	An,USP	VATELLO	- D	8		- (4.)	// 1	64.5			-	(- pp)	(: DC D )	- 4	An → USP	Move An to User Stack Pointer (Privileged)
	PS VV I	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	W.206	80S.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	E	ffer	ctive	Addres	S=2 28	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	ıt	Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
MOVEA4	-	s,An		S	8	S	z	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s.An use MOVEA)
MOVEM <sup>4</sup>		Rn-Rn,d		-	-	d	-	d	d	d	d	d		-	-	Registers → d	Move specified registers to/from memory
-13-13-13-11		s,Rn-Rn		-	-	S	8	-	8	S	S	S	8	s	_	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	S#3	d	-	-	-		-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
		(i,An),Dn		d	2	-	2	-	8	2	-	2		<u></u>	2	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ4	L	#n,Dn	-**00	d	-	-	-	12	140	=	-	-	-	- 1	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	В	-	S	2	2	S	S	S	S	S	S		±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00	е	-	S	2	2	8	S	S	S	S	S	S	16bit s * 16bit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	ď	d	d		-	_	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG		d	****	d	_	d	d	d	d	d	d	d	-	-	-	D-d → d	Negate destination (2's complement)
NEGX	BWL		****	d	-	d	d	d	d	d	ď	d		-	-	D-d-X → d	Negate destination with eXtend
NOP	5	<u>u</u>		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	В	d	d	d	Ь	d	-	2	-	NDT( d ) → d	Logical NOT destination (I's complement)
OR <sup>4</sup>	_	s,Dn	-**00	8	_	8	S	S	8	2	S	8	S	S	84	s DR Dn → Dn	Logical DR
ui.	U.L.	Dn,d		В	_	d	ď	ď	ď	ď	ď	ď	-	-		On OR d → d	(ORI is used when source is #n)
DRI <sup>4</sup>	BWL	#n,d	-**00	q	-	d	d	d	ď	d	d	d		-	S	#n DR d → d	Logical DR #n to destination
ORI <sup>4</sup>	В	#n,CCR		-		-	-	_	-	-	-	-		-		#n DR CCR → CCR	Logical DR #n to CCR
DRI <sup>4</sup>	W	#n,SR	=====				-	-	-		-			-		#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	1	S S		-	Ĥ	8	-	0.00	8	S	s	8	S	s	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET	L	8		-	-		-	19751	8	- 8	9	9	9	9	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	DWI	D. D.	-**0*	-	-	17.0	2		-24		100	-5-	170		-		Rotate Dy, Dx bits left/right (without X)
RDR	DWL	Dx,Dy #n,Dy		8	_	-	]	-	-	-	-	-		-	-		Rotate Dy, #n bits left/right (#n: 1 to 8)
KUK	W	d #n,uy		d	2	d	d	d	d	ď	d	ď		2	8		Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	-	-	-	-	-	-		-	<u>u</u>	-		-		Rotate Dy, Dx bits L/R, X used then updated
ROXR	DAL	#n,Dy		g B	_		1		_			_	-			[ - T	Rotate Dy, #n bits left/right (#n: 1 to 8)
KUM	W	d #11,Dy		u	ু ্	d	d	d	ď	ď	d	ď		-	2	X <del>_</del>	Rotate destination 1-bit left/right (.W only)
RTE	11	u			÷	- u	-	- u	- u	u _	-	-	-		÷	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-		3.20		-			-	-		-		$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS					-	AER)	-	-		_	-	_	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	.5.	-	2				-	-		-	8	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
2000	D.	-(Ay),-(Ax)	0.0		[			1.5	-	-	-	-	-		Ū	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	e d	d	d	d	d		-	-	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
300	В	u		u	-	u	u	u	l u	u	u	u		-	-	else D's → d	else d.B = 00000000
STOP		#n				12	2	-	20		-	2	-		-	#n → SR; STDP	
SUB 4	DWI	200.00	****	-	-	_	_			-		_		-	s s <sup>4</sup>	Printer and the second	Move #n to SR, stop processor (Privileged)
20B	BWL	s,Dn	0.0.0.0.0	В	s d <sup>4</sup>	2	2	2	2	2	2	2	S	S	2	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
DUDA 4	wn	Dn,d	Parataine const	8	_	d	d	d	d	d	d	d	5 <del>*</del> 5	15	-	d-Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4		s,An	****	8	8	S	S	S	S	S	S	8	S	S		An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	-	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	**	-	S	d-#n → d	Subtract quick immediate (#n range: 1 to 8)
ZNBX	RML	Dy.Dx	*****	8	7	1.5	*	27 <b>8</b> 5	•	T	18:58	-	\$551 2001	3	7	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
DWIAD	ur	-(Ay)(Ax)	++00	-	-		-	В	-	-		-		-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00		-	-	-		100	-	- 1	-	3	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of On
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d		-	-	test $d \rightarrow CCR; 1 \rightarrow bit7 \text{ of } d$	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		17	ិ	:	7	(100)	150	ā	575	77		15	S	PC →-(SSP); -(SSP);	Push PC and SR, PC set by vector table #n
TO LOV	_															(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	DW11			-	-		-	-	-	-	-	-		-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL		-**00	d	-	d	d	d	d	d	d	d	120	17	-	test d → CCR	N and Z set to reflect destination
UNLK	Dur	An .		-	d	-	-	-	-	-	-		-		-	$An \rightarrow SP$ ; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	b,z	XNZVC	Un	Ап	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	W.zds	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	ndition Tests (+ [	IR, I NOT,		R: " Unsigned, " Alte	rnate cc )
CC	Condition	Test	CC	Condition	Test
T	true	1	VC	overflow clear	!V
F	false	0	AZ	overflow set	٧
ΗI	higher than	!(C + Z)	PL	plus	!N
rz <sub>n</sub>	lower or same	C + Z	MI	minus	N
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LD", CSª	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	1Z	GT	greater than	$![(N \oplus V) + Z]$
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7) Rn any data or address register
- Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement **BCD** Binary Coded Decimal
- Effective address
- Long only: all others are byte only
- Assembler calculates offset
- - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
  - Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

\* set according to operation's result, = set directly

USP User Stack Pointer (32-bit) SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Final Exam S3 – Appendices

Lactnama	First name	Crour	
Last Hallie.	First name:	Group	)

# ANSWER SHEET TO BE HANDED IN

# Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L #2943,4(A0)		
MOVE.B \$5011,34(A2,D1.L)		
MOVE.W 18(A0),-24(A0,D2.W)		

# Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$5D + \$6F	8					
\$87654321 + \$ABCDEF00	32					

# Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.						
<b>D1</b> = \$	<b>D</b> 3 = \$					
<b>D</b> 2 = \$	<b>D4</b> = \$					

Exercise 4			
GetStart			

	Computer Architecture – EPITA – S3 – 2022/2023
GetEnd	

	Computer Architecture – EPITA – S3 – 2022/2023
SuccessiveCount	