Contrôle S3 – Corrigé Architecture des ordinateurs

Durée: 1 h 30

Répondre exclusivement sur le document réponse.

Exercice 1 (5 points)

Remplir le tableau présent sur le <u>document réponse</u>. Donnez le nouveau contenu des registres (sauf le **PC**) et/ou de la mémoire modifiés par les instructions. <u>Vous utiliserez la représentation hexadécimale</u>. <u>La mémoire et les registres sont réinitialisés à chaque nouvelle instruction</u>.

Valeurs initiales: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000

D1 = \$00000008 A1 = \$00005008 D2 = \$0000FFFA A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercice 2 (4 points)

Remplissez le tableau présent sur le <u>document réponse</u>. Donnez le résultat des additions ainsi que le contenu des bits **N**, **Z**, **V** et **C** du registre d'état.

Exercice 3 (3 points)

Réalisez le sous-programme **AlphaCount** qui renvoie le nombre de caractères alphanumériques dans une chaîne de caractères. Une chaîne de caractères se termine par un caractère nul (la valeur zéro). À l'exception des registres de sortie, aucun registre de donnée ou d'adresse ne devra être modifié en sortie de ce sous-programme.

Entrée : **A0.L** pointe sur le premier caractère d'une chaîne de caractères.

Sortie : **D0.L** renvoie le nombre de caractères alphanumériques de la chaîne.

Indications:

- Un caractère alphanumérique est une lettre (minuscule ou majuscule) ou un chiffre (de 0 à 9).
- On considère que les trois sous-programmes ci-dessous sont déjà écrits et que vous pouvez les appeler (ils ne modifient que **D0**) :
 - LowerCount renvoie dans **D0** le nombre de minuscules dans une chaîne pointée par **A0**.
 - **UpperCount** renvoie dans **D0** le nombre de majuscules dans une chaîne pointée par **A0**.
 - **DigitCount** renvoie dans **D0** le nombre de chiffres dans une chaîne pointée par **A0**.

Attention! le sous-programme AlphaCount est limité à 10 lignes d'instructions.

Exercice 4 (2 points)

Répondez aux questions sur le document réponse.

Contrôle S3 – Corrigé

Exercice 5 (6 points)

Soit le programme ci-dessous. Complétez le tableau présent sur le <u>document réponse</u>.

```
Main
            move.l #$520037f0,d7
next1
            moveq.l #1,d1
                   d7
            tst.w
            beg
                    next2
            moveq.l #2,d1
            moveq.l #1,d2
next2
            cmpi.'l #$fffffff,d7
            blo
                   next3
            moveq.l #2,d2
next3
            clr.l
            move.l
                    #$6666666,d0
loop3
            addq.l
                   #1,d3
                    #2,d0
            subq.b
            bne
                    loop3
next4
            clr.l
                    d4
            move.l #$6666666,d0
loop4
            addq.l
                    #1,d4
                    d0,loop4
                                  ; DBRA = DBF
            dbra
next5
            move.l
                   d7,d5
            move.w
                    #$ffff,d5
                    d5
            swap
            tst.b
                    d5
            beq
                    next6
            swap
                    d7,d6
next6
            move.l
            ror.b
                    #4,d6
                    #4,d6
            ror.w
                    d6
            swap
            rol.l
                    #8,d6
            rol.l
                    #4,d6
                    #8,d6
            ror.w
quit
            illegal
```

EASv68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly Opcode Size Operand CCR Effective Address s=source, d=destination, e=either, i=displacement Operation Description On | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n XNZVC BWL b,z ARCD *U*U* Add RCD source and eXtend bit to В $Dy_{ID} + Dx_{ID} + X \rightarrow Dx_{ID}$ Dy,Dx6 -(Ay),-(Ax) $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ destination. BCD result 6 BWL s,Dn ADD ⁴ s⁴ $s + Dn \rightarrow Dn$ Add binary (ADDI or ADDQ is used when S S 6 S S S S S S S S d^4 source is #n. Prevent ADDQ with #n.L) Ь d d d d d d $Dn + d \rightarrow d$ Dn,d 6 ADDA 4 s + An → An WL s,An Add address (.W sign-extended to .L) S В S S S S S S S S S **** s $|\#n + d \rightarrow d$ ADDI 4 BWL #n,d d d d d d d d Add immediate to destination _ d -**** BWL #n,d ADDQ ⁴ d d d d d _ s #n+d → d Add quick immediate (#n range: 1 to 8) d d d d Add source and eXtend bit to destination ADDX $Dy + \overline{Dx + X} \rightarrow \overline{Dx}$ BWL Dy,Dx 6 -- $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ -(Ay),-(Ax) 6 BWL s,Dn AND 4 -**00 s AND Dn → Dn Logical AND source to destination 6 S S S S S S S S S Dn,d d d d d Dn AND $d \rightarrow d$ (ANDI is used when source is #n) d d ď e BWL #n,d -**00 ANDI ⁴ d d d d d d d d _ #n AND d \rightarrow d Logical AND immediate to destination _ ANDI ⁴ В #n,CCR ===== _ s #n AND CCR → CCR Logical AND immediate to CCR _ ANDI ⁴ ===== Logical AND immediate to SR (Privileged) #n,SR #n AND SR → SR _ S Arithmetic shift Dy by Dx bits left/right ASL BWL Dx,Dy e .X **₹**1. _ _ Arithmetic shift Dy #n bits L/R (#n:1 to 8) ASR S #n,Dy d _ ı, ĭ d d d W d d d d Arithmetic shift ds 1 bit left/right (.W only) d BW³ address² Bcc if cc true then Branch conditionally (cc table on back) $address \rightarrow PC$ (8 or 16-bit ± offset to address) BCHG B L Dn,d e d d d d -NOT(bit number of d) \rightarrow Z Set Z with state of specified bit in d then d d d ď #n,d d d d d d d d NOT(bit n of d) \rightarrow bit n of d invert the bit in d BCLR Set Z with state of specified bit in d then B L Dn,d e d d d d d d d --NOT(bit number of d) \rightarrow Z ď #n.d d d d d d d d $0 \rightarrow \text{bit number of d}$ clear the bit in d BRA -BW3 address² -_ $address \rightarrow PC$ Branch always (8 or 16-bit ± offset to addr) e BSET BL d d Д d d d d --NOT(bit n of d) \rightarrow Z Set Z with state of specified bit in dithen Dn.d -#n.d ď d d р d d Ч d 1 → bit n of d set the bit in d $PC \rightarrow -(SP)$; address $\rightarrow PC$ Branch to subroutine (8 or 16-bit ± offset) BSR RW3 address² _ _ _ _ _ _ _ _ BTST e d d d NOT(bit Dn of d) \rightarrow Z Set Z with state of specified bit in d B L Dn,d d d d d d d ď d d d d d d d d d NOT(bit #n of d) \rightarrow Z Leave the bit in dunchanged #n.d CHK -*UUU s if Dn<O or Dn>s then TRAP W _ Compare On with O and upper bound (s) s,Dn 8 S S S S S S S S S -0100 CLR BWL d _ d d d d $0 \rightarrow 0$ Clear destination to zero d d d d BWL s,Dn _*** CMP 4 e s⁴ set CCR with Dn - s Compare On to source S S S S S S S S S _*** CMPA s set CCR with An - s WL s,An Compare An to source S е S S S S S S S S S _*** CMPI 4 BWL #n,d d s set CCR with d - #n Compare destination to #n d Р р d d d d -_*** CMPM (Ay)+,(Ax)+ set CCR with (Ax) - (Ay) Compare (Ax) to (Ay); Increment Ax and Ay -BWL В _ DBcc if cc false then $\{Dn-1 \rightarrow Dn\}$ Dn,addres² Test condition, decrement and branch if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ } (16-bit ± offset to address) _***0 DIVS ±32bit On / ±16bit s → ±On Dn= [16-bit remainder, 16-bit quotient] s,Dn S S S S S S S S S -***0 DIVU ₩ 32bit Dn / 16bit s → Dn On= [16-bit remainder, 16-bit quotient] s,Dn 6 S S 2 S S S S 2 S -**00 EDR ' d Logical exclusive OR On to destination BWL | Dn.d 6 d d d d d d Dn XOR d \rightarrow d EDRI ⁴ -**00 Р Logical exclusive OR #n to destination BWL | #n.d d Р d d d d d -S #n XDR d → d EORI 4 ===== Logical exclusive OR #n to CCR #n,CCR s |#n XOR CCR \rightarrow CCR EORI 4 W #n,SR ____ $s \mid \#_{\Pi} X \Omega R S R \rightarrow S R$ Logical exclusive OR #n to SR (Privileged) L Rx,Ry register ←→ register Exchange registers (32-bit only) EXG е В -**00 WL Dn Dn.B → Dn.W | Dn.W → Dn.L Sign extend (change .B to .W or .W to .L) EXT d Generate Illegal Instruction exception ILLEGAL (922)-←92 ;(922)-**←**29 Ь <u> 1d → PC</u> JMP d d d d d d Jump to effective address of destination JSR d d d d d d d d $PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$ push PC, jump to subroutine at address d _ LEA $\uparrow_s \rightarrow A_\Pi$ Load effective address of s to An L s,An В S _ -S S S S S S LINK $An \rightarrow -(SP); SP \rightarrow An;$ Create local workspace on stack Ап.#п $SP + \#n \rightarrow SP$ (negative n to allocate space) BWL Dx.Dy ***0* Logical shift Dy, Dx bits left/right LSL e _ Logical shift Dy, #n bits L/R (#n: 1 to 8) LSR d #n,Dy _ S T<mark>></mark>t **0 →**Γ W d d d d d d d d Logical shift d I bit left/right (.W only) BWL s,d -**00 MUAL e s⁴ $s^4 s \rightarrow d$ Move data from source to destination В 9 6 6 6 8 В S S MOVE W s,CCR ===== $s \mid s \rightarrow CCR$ Move source to Condition Code Register S S S S S S S S S S ____ MOVE W s.SR $S = |S| \rightarrow SR$ Move source to Status Register (Privileged) S S S S S S S S S 2 MOVE SR,d SR → d Move Status Register to destination ₩ d _ d d d d d d d --MOVE L USP,An d USP → An Move User Stack Pointer to An (Privileged) An,USP An → USP Move An to User Stack Pointer (Privileged) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n XNZVC Dn An (An) (An)+ -(An) BWL s,d

$Architecture\ des\ ordinateurs-E \underline{PITA-S3-2023/2024}$

Opcode	Size	Operand	CCR	E	ffec	tive	Addres	S S=S	DUCCE. I	d=destina	tinn. e:	=eithe	r. i=dis	placemen	ıt	Operation	Description
	BWL	s,d	XNZVC			(An)	(An)+	-(An)						(i,PC,Rn)			
MOVEA ⁴		s,An		S	е	S	S	S	S	2	S	2	S	2	S	s → An	Mave source to An (MOVE s,An use MOVEA)
MOVEM4	WL	Rn-Rn,d		-	- 1	Ь	-	d	d	Ь	Ь	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	- 1	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	
		(i,An),Dn		Ь	-	-	-	-	S	-	-	-	-	-	-		(Access only even or odd addresses)
MOVEQ4	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	е	- 1	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	- 1	2	S	2	2	2	2	2	2	S	s	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	Ь	Ь	-	-	-	$D - d_m - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG		d	****	d	- 1	Ь	d	d	d	d	Ь	d	-	-		0 - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	Ь	-	Ь	d	d	d	d	Ь	d	-	-	-	O - d - X → d	Negate destination with extend
NOP				-	- 1	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT	BWL	d	-**00	d	- 1	Ь	d	d	d	d	d	d	-	-	-	NDT(d) → d	Logical NOT destination (1's complement)
OR ⁴		s,Dn	-**00	е	- 1	S	S	S	S	2	S	S	S	S	s ⁴	s OR Dn → Dn	Logical OR
		Dn,d		е	-	d	d	d	d	d	d	d	-	_	-	Dn OR d → d	(ORI is used when source is #n)
ORI ⁴	BWL	#n,d	-**00	Ь	-	Ь	d	d	d	d	Ь	d		-	S	#n DR d → d	Logical OR #n to destination
ORI ⁴	В	#n,CCR	=====	-	- 1	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴	W	#n,SR	=====	-	- 1	-	-	-	-	-	-	-	-	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA		S		-	- 1	S	-	-	S	S	S	S	S	S	-	$\uparrow_{S} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	<u> </u>	-	_	-	-	-			-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	RWI	Dx,Dy	-**0*	е	- 1	_	_	-	-	_	-	-	-	_	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		q	_	_	_	_	_	-	-	_	-	_	s	[4+	Ratate Dy, #n bits left/right (#n: 1 to 8)
1,,,,,,	W	d		-	-	d	d	d	d	d	Ь	d	-	_	-		Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	е	- 1	-	-	-	-	-	-	-	-	-	-	_ > X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#п.Оу		В	-	-	_	-	-	-	-	-	-	-	S	[4	Ratate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	X T	Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	- 1	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	- 1	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	е	- 1	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCO source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$ -(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	- 1	d	d	d	d	d	Р	d		-	-	If cc is true then I's → d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
STOP		#п	====	-	- 1	-	-	-	-	-	-	-	-	-	S	#n → SR; STOP	Mave #n ta SR, stap processor (Privileged)
SUB 4	BWL	s,Dn	****	е	S	S	S	S	S	2	S	S	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBO used when
		Dn,d		е	d ⁴	d	d	d	d	d	Ь	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴	WL	s,An		2	е	S	2	S	S	2	S	2	S	S	2	An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴		#n,d	****	d	- 1	d	d	d	d	d	Ь	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ 4	BWL		****	d	d	Ь	d	d	d	d	Ь	d	-	-	_	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX		Dy,Dx	****	е	-	-	-	-	-	-	-	-	-	-		$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	8	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	Ь	- 1	-	-	-	-	-	-	-	-	-	-	bits[31:16]←→bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	Ь	d	d	d	d	Ь	d	-	-	-	test d→CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	- 1	-	-	-	-	-	-	-	-	-	2	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
															-	(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	_	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	Ь	-	Ь	d	d	d	d	Ь	Ь	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-			-	-	-	-	_	-	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn		(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.l	(i.PC)	(i,PC,Rn)	#n	> 51 ((51) > 1(11	The state of the s
	5,72	2,4]	····/	,	,	(-2.1)				··· -/	ana.,		I	

Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, a Alternate cc)							
CC	cc Condition		CC	Condition	Test		
T	true	1	VC	overflow clear	1V		
F	false	0	ΛZ	overflow set	٧		
HI ^u	higher than	!(C + Z)	PL	plus	!N		
TZ _n	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LOu, CSa	lower than	C	LT	less than	(N ⊕ V)		
NE	not equal	!Z	GT	greater than	$![(N \oplus V) + Z]$		
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$		

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)

On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

s Source, d Destination

e Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

↑ Effective address

Long only: all others are byte only

2 Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set according to operation's result, ≡ set directly
- not affected, • cleared, 1 set, U undefined

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Nom	: Prénom :	Classe :	
-----	------------	----------	--

DOCUMENT RÉPONSE À RENDRE

Exercice 1

Instruction	Mémoire	Registre
Exemple	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Exemple	\$005008 C9 10 11 C8 D4 36 FF 88	Aucun changement
MOVE.B #18,-(A1)	\$005000 54 AF 18 B9 E7 21 48 12	A1 = \$00005007
MOVE.W \$500E,(A2)+	\$005010 1F 88 01 80 42 1A 2D 49	A2 = \$00005012
MOVE.W #\$500E,2(A1)	\$005008 C9 10 50 0E D4 36 1F 88	Aucun changement
MOVE.B 7(A0),7(A1,D2.W)	\$005008 C9 C0 11 C8 D4 36 1F 88	Aucun changement
MOVE.L -4(A2),-6(A1,D1.L)	\$005008 C9 10 D4 36 1F 88 1F 88	Aucun changement

Exercice 2

Opération	Taille (bits)	Résultat (hexadécimal)	N	Z	V	С
\$59 + \$A7	8	\$00	0	1	0	1
\$FFFF + \$AAAA	16	\$AAA9	1	0	0	1
\$FFFF + \$0100	16	\$00FF	0	0	0	1
\$76543210 + \$12345678	32	\$8888888	1	0	1	0

Exercice 3

```
AlphaCount jsr LowerCount move.l d0,-(a7)

jsr UpperCount add.l d0,(a7)

jsr DigitCount add.l (a7)+,d0

rts
```

Exercice 4

Question	Réponse
Est-ce que le mode d'adressage Dn spécifie un emplacement mémoire ?	Non
Quels sont les noms des pointeurs de pile superviseur et utilisateur ?	USP et SSP
Si A7 = \$5004 juste avant un RTS, quelle est sa nouvelle valeur juste après le RTS ?	\$5008
Dans quel registre se trouvent les drapeaux (flags) ?	CCR (ou SR)

Exercice 5

Valeurs des registres après exécution du programme. Utilisez la représentation hexadécimale sur 32 bits.								
D1 = \$00000002	D3 = \$00000033	D5 = \$FFFF5200						
D2 = \$00000001								