# Key to Final Exam S4 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

## Exercise 1 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

## Exercise 2 (3 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

# Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main
            move.l #$48f5,d7
next1
            moveq.l #1,d1
            cmpi.b #1,d7
                   next2
            moveq.l #2,d1
next2
            clr.l
            move.l #$4444444,d0
            addq.l #1,d2
loop2
                   #2,d0
            sub.w
            bne
                   loop2
next3
            clr.l
                   d3
            move.b #$54,d0
loop3
            addq.l #1,d3
                                 ; DBRA = DBF
                   d0,loop3
            dbra
            move.l #$1234,d4
next4
            rol.w
                    #4,d4
            ror.l
                    #8,d4
            rol.b
                    #4,d4
```

## Exercise 4 (9 points)

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value 0).

#### Be careful. All the subroutines must contain 10 lines of instructions at the most.

 Write the next\_42 subroutine that returns the address of the next occurrence of "42" in a string of characters.

<u>Input</u>: **A0.L** points to a string of characters.

Output: **A0.L** points to the next occurrence of "42" in the string of characters

(it points to the "4" character). If no occurrence is found, it contains the value 0.

Using the next\_42 subroutine, write the replace\_42\_by\_char subroutine that replaces all the occurrences of "42" in a string of characters with a new two-digit number. The new number is passed in as a couple of ASCII codes. The string is modified directly in memory.

<u>Inputs</u>: **A0.L** points to a string of characters.

**D1.B** holds the ASCII code of the units digit of the new number.

**D2.B** holds the ASCII code of the tens digit of the new number.

3. Using the **replace\_42\_by\_char** subroutine, write the **replace\_42\_by\_int** subroutine that replaces all the occurrences of "42" in a string of characters with a new two-digit number. The new number is passed in as an integer. The string is modified directly in memory. As a reminder, the ASCII code of the "0" character is equal to \$30.

<u>Inputs</u>: **A0.L** points to a string of characters.

**D0.L** holds the new number (integer between 0 and 99).

#### For example:

```
Main
                     lea.l
                              String1,a0
                              #'7',d2
#'5',d1
                     move.b
                     move.b
                      jsr
                              replace_42_by_char
                     lea.l
                              String2,a0
                     move.l
                              #75,d0
                              replace_42_by_int
                     jsr
                     illegal
String1
                     dc.b
                               "Two occurrences: 42 and 42",0
String2
                     dc.b
                               "Two occurrences: 42 and 42".0
```

After running this program, the two strings (*String1* and *String2*) will contain:

"Two occurrences: 75 and 75"

Key to Final Exam S4

	_		k Ref	_										m/EAS	-		t © 2004-2007 By: Chuck Kelly
Opcode		Operand	CCR	_										placemen	_	Operation	Description
	BWL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-		-	~	1000	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay)(Ax)		-	-	17	152	9	-	37.V	7.	177	13737	- 2	7	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD 4	BWL	s,Dn	****	8	S	S	S	S	S	2	S	S	S	S	S	s + On → On	Add binary (ADDI or ADDQ is used when
		Dn,d	į.	8	d⁴	d	d	d	d	d	d	d	(*)		-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	8	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	d	2	d	d	d	d	d	d	d	1141		S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	889	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	8		127	-	- 12	-	-	-	-	888	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	2	:2	*	9	2	2	2	32	040	12	2	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	8	-	S	S	S	S	2	S	S	S	S	s4	s AND Dn → Dn	Logical AND source to destination
		Dn.d		8	-	d	d	d	d	d	d	d	7.27	-	2	Dn AND d → d	(ANDI is used when source is #n)
ANDI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	1040	-	2	#n AND d → d	Logical AND immediate to destination
ANDI 4	В	#n.CCR		-	-	-		-	-		-	-	::*::	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-		-	s	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-		120	1 2	-	-		12	5046	-	-	X -	Arithmetic shift Dy by Dx bits left/right
ASR	DIVE	#n,Dy		d			-		_		_		0.000	_	S		Arithmetic shift Dy #n bits L/R (#n: 1 to
nuiv	w	d d		l "		d	d	d	d	d	d	d	127	-		L⇒C X	Arithmetic shift ds I bit left/right (.W an
Всс	BW3	address <sup>2</sup>				u	u .		-	u	- u	-	-			if cc true then	Branch conditionally (cc table on back)
DCC	DW	9001.622		1	-	-	-		-		-	-		-	-	address → PC	(8 or 16-bit ± offset to address)
BCHG	B L	Dn.d	*	e <sup>1</sup>	-	ф	d	d	Ь	d	d	d	127	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
prup	D L	#n,d		qı	-	d	d	d d	d d	d d	d	d	-	-			Set 2 with state of specified bit in a then invert the bit in d
BCLR	BL	Dn,d	*	e <sup>1</sup>	-	d	d	d	d	d	d	d	-		2	NOT(bit n of d) → bit n of d	
DLLK	lp r	#n.d		q <sub>1</sub>	ै	177	d	d	700	d	751	d	85	5	155	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then clear the bit in d
nn i	mur3	100112000		0	-	d	100		d	177.00	d		-		S	0 → bit number of d	
BRA	BW3	address <sup>2</sup>	*	-	-	-	-	-	-	-	-	-	(#)	13.		address → PC	Branch always (8 or 16-bit ± offset to ad
BSET	B L	Dn,d		e <sup>1</sup>		d	d	d	d	d	d	d		-	•	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
000	50 to 2	#n,d	2	ď	-	d	d	d	В	d	d	d	8.00	-	S	I → bit n of d	set the bit in d
BSR	BM <sub>3</sub>	address <sup>2</sup>		-	-	=	8.5		-	-	5			-	+	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
BTST	B L	Dn,d	*	8	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NOT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	8	-	S	S	S	S	S	S	S	S	S	S	if On <o on="" or="">s then TRAP</o>	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d		-	-	0 → q	Clear destination to zero
CMP <sup>4</sup>	BWL	s,Dn	-***	8	s4	S	S	S	S	S	S	S	S	S	s	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	-***	S	В	S	2	S	S	2	S	S	2	2	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	d	d	d	d	d	d	2370		S	set CCR with d - #n	Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	-***	-	-	12	9	-	-	190	-	-	(4)	- 12	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and
DBcc	W	On,addres <sup>2</sup>		-			100	- 18			-		((*):	-	-	if cc false then { Dn-l → Dn	Test condition, decrement and branch
																if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(IG-bit ± affset to address)
DIVS	W	s,Dn	-***0	9	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	On= [ 16-bit remainder, 16-bit quotient ]
DIVU	W	s,Dn	-***0	8	-	S	S	S	S	S	S	S	S	S	2	32bit Dn / 16bit s → Dn	Dn= [ 16-bit remainder, 16-bit quotient ]
EOR 4	BWL	Dn.d	-**00	9	-	d	d	d	d	d	d	d	-	-	s <sup>4</sup>	Dn XDR d → d	Logical exclusive OR On to destination
EDRI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	5145 5145		S	#n XDR d → d	Logical exclusive DR #n to destination
EORI 4	В	#n.CCR	=====	u		u	u -	u	-	-	u	-	100		S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EORI 4	W	#n,SR		-	H	-	-		-		-	-				#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged
EXG	W	Rx,Ry		_	-	- 15	-		-		-	-	120	- 6	2		
EXT	WL		-**00	9	9	-		-	-	-	-	12	-	-	-	register $\longleftrightarrow$ register Dn.B $\to$ Dn.W   Dn.W $\to$ Dn.L	Exchange registers (32-bit only)
	WL	υΠ		d	-	20	*	: : :	_	*	-	-	1000		-		Sign extend (change .B to .W or .W to .L)
ILLEGAL		3		-	-	1	120		-	-	-	-	11		-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-		d	d	d	d	d	d	2	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	*	*	d	d	d	d	d	d	-	$PC \rightarrow -(SP)$ : $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address of
LEA	L	s,An		-	В	S	*	-	S	S	S	S	S	S	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	=	15		25	10	120	75	=	1(5)	Œ	-	$An \rightarrow -(SP)$ ; $SP \rightarrow An$ ;	Create local workspace on stack
																$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	8	-	*			i e				13 <b>9</b> 33	-		х 🛶	Logical shift Dy, Dx bits left/right
LSR	Accepted.	#n,Dy		d	-				-	-	-			-	S	C - X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	0 → C X	Logical shift d I bit left/right (.W only)
MOVE 4	BWL		-**00	9	s <sup>4</sup>	6	е	9	е	8	е	8	S	S	s4	s → d	Move data from source to destination
MOVE	W	s,CCR		S	-	S	S	2	S	2	S	S	2	S	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR		S	-	-	-		S		-	-	2	-		s → SR	Move source to Status Register (Privilege
MOVE	W	SR,d		d	-	d	s d	g	d	s d	s d	s d	- 2	S	2	SR → q	Move Status Register to destination
	W			-	1	đ	-	_	-			-	200				Move Status Register to destination
MOVE	L	USP,An		•	d		-	3	-	-	*	-			-	USP → An	Move User Stack Pointer to An (Privilege
	mucro	An,USP		-	S	-	-	-	-	-	-	-	4.00	-	-	An → USP	Move An to User Stack Pointer (Privilege
	BWL	b.s	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Key to Final Exam S4 3/6

#### Computer Architecture - EPITA - S4 - 2020/2021

Opcode	Size	Operand	CCR		Effe	ctive	Addres	S S=S	ource.	d=destina	tion, e	=eithe	r, i=dis	placemen	t	Operation	Description
	BWL	s,d	XNZVC	Dn		(An)		-(An)	(i,An)	(i,An,Rn)	abs.W			(i,PC,Rn)			
MOVEA4	WL	s,An		S	9	S	S	S	S	S	2	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM*	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-		-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	s	S	-	2	s	S	s	S	s	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn.(i,An)		S	-	-	183	353	d	5.75	*		*	1000		Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S		12		2	121	: <u>.</u>	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ*	L	#n,Dn	-**00	d	-	-	-			-	3	-	-	3-2	2	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	Е	-	S	S	S	2	S	2	2	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s	16bit s * 16bit Dn → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	d	d	d	2	190	-	0 - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d		30%	-	D - d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	18	120	-	O - d - X → d	Negate destination with eXtend
NDP				-	-	-	-	-	-	-	-	-	-	120	-	None	No operation occurs
NOT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-		-	NOT(d) → d	Logical NDT destination (I's complement)
OR <sup>4</sup>	BWL	s,Dn	-**00	Е	-	S	S	S	S	S	S	s	S	s	s <sup>4</sup>	s DR Dn → Dn	Logical DR
		Dn.d		Е	-	d	d	d	d	d	d	d	2		-	On OR $d \rightarrow d$	(ORI is used when source is #n)
DRI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	7.	3.5	S	#n DR d → d	Logical DR #n to destination
ORI 4	В	#n,CCR	====		-	-	-		-	-	-	-	-	-	s	#n DR CCR → CCR	Logical DR #n to CCR
ORI 4	W	#n.SR		-	-	-	-	528	-	-	-	-	-	-	S	#n OR SR → SR	Logical DR #n to SR (Privileged)
PEA	1	S			-	s			2	S	2	S	2	S	-	$\uparrow_S \rightarrow -(SP)$	Push effective address of s onto stack
RESET	_				-	-	-	3-5	-	-	-	-	-	-		Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWI	Dx,Dy	-**0*	е	-	-	-		-		-	-	2	-	-	7841	Rotate Dy, Dx bits left/right (without X)
ROR		#n.Dv	1525	d	-	-	-	-	-			-		-	S	C	Rotate Dy, #n bits left/right (#n: 1 to 8)
,,,,,,	W	d		-	-	d	d	d	d	d	d	d		12	-		Rotate d 1-bit left/right (.W only)
ROXL		Dx.Dv	***0*	е	-	-	-	-	-	-	-	-		10-1	-	CX	Rotate Dy, Dx bits L/R, X used then updated
ROXR	6.7604050	#n,Dy		d	-		-							858	S	€ <del></del>	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	ď	d	d	2	-	-	X	Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-			-	*	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-		100	150	-	-			-	878		$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS		2		-	-	-	12	120	-	1/2		-	-	-2	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dv.Dx	*U*U*	е	-	-								-		$Dx_{in} - Dy_{in} - X \rightarrow Dx_{in}$	Subtract BCD source and eXtend bit from
30,000	010001	-(Ay),-(Ax)			-		-	е	-	1.00			-	85.	10.1	-(Ax) 10(Ay) 10 - X →-(Ax) 10	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	2	22	-	If cc is true then I's → d	If cc true then d.B = 11111111
more.	10000					3.50	11055	cons	07		-00	10.000				else O's → d	else d.B = 00000000
STOP		#n		-	-	-	-	10-0	-	-	-	-	-	(100)	S	#n → SR: STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s.Dn	****	е	S	S	S	S	2	S	2	S	S	S	s <sup>4</sup>	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn.d		Е	d <sup>4</sup>	d	d	d	d	d	d	d	-	545	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA *	WL	s,An		S	9	S	S	S	S	S	S	S	S	S	s	An - s → An	Subtract address (.W sign-extended to .L)
SUBL 4	BWL	#n.d	****	d		ф	d	d	d	d	d	d				d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n.d	****	d	d	d	d	d	d	d	d	d	-	198		d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy.Dx	****	В	-	-	-		-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
	-	-(Ay),-(Ax)		-		-	-	В		- 2				-		$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	-	-		-	-	-		-	2	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-		test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP	_	#n		-	-	-	-	-	-	-	-	-			S		Push PC and SR, PC set by vector table #n
in i		W.II.		10 E E //	3	10000	100.000	3=3	8	10,000	3.6			1	3	$(\text{vector table entry}) \rightarrow PC$	(#n range: 0 to 15)
TRAPV				-	-		-	200	-	-	-	-	-	-		If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d → CCR	N and Z set to reflect destination
UNLK	DITL	An		u	d	- u	-	u	u -	u	u	-	-	2	-	$An \rightarrow SP$ ; $(SP)+ \rightarrow An$	Remove local workspace from stack
DINCK	BWL	s.d	XNZVC	Dn		(An)		-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L		(i,PC,Rn)	#n	All A mi / mi / A Wil	Numbre local wal kapate it alli stack
-	DIVE	5,0		Dil.	MIL	(with	(HIII)*	-(MH)	(CAU)	(CHILINII)	005.II	dua.L	0,5-67	(c,r u,nn)	aril		

Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc )							
CC	Condition	Test cc Condition		Test			
T	true	1	VC	overflow clear	!V		
F	false	0	VS	averflow set	V.		
HI <sup>u</sup>	higher than	!(C + Z)	PL	plus	!N		
LS <sub>n</sub>	lower or same	C + Z	MI	minus	N		
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)		
LO", CS"	lower than	C	LT	less than	(N ⊕ V)		
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$		
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z		

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- **An** Address register (16/32-bit, n=0-7)
- **On** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- 2 Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, V overflow, C carry, X extend  $^{ullet}$  set according to operation's result,  $\equiv$  set directly
  - not affected, O cleared, 1 set, U undefined

Distributed under the GNU general public use license.

Key to Final Exam S4 4/6

Last name: I	First name:	Group:
--------------	-------------	--------

# ANSWER SHEET TO BE HANDED IN

## Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.W -(A2),-(A2)	\$005008 C9 10 11 C8 <b>1F 88</b> 1F 88	A2 = \$0000500C
MOVE.L #510,40(A0,D0.L)	\$005008 C9 10 <b>00 00 01 FE</b> 1F 88	No change
MOVE.W 4(A1),(A1)	\$005008 <b>D4 36</b> 11 C8 D4 36 1F 88	No change
MOVE.B 7(A2),-\$6F(A2,D2.W)	\$005008 C9 10 11 <b>49</b> D4 36 1F 88	No change

## Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	С
\$7F + \$?	8	\$01	1	0	1	0
\$7F + \$?	16	\$7F81	1	0	1	0
\$7F + \$?	32	\$8000000	1	0	0	0

#### Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.					
$\mathbf{D1} = \$00000001$	<b>D3</b> = \$00000055				
<b>D2</b> = \$00002222	<b>D4</b> = \$41000032				

#### Exercise 4

```
next_42
                     tst.b
                              (a0)
                              \no_42
                     beq
                     cmp.b
                              #'4',(a0)+
                              next_42
                     bne
                              #'2',(a0)
next_42
                     cmp.b
                     bne
                     subq.l #1,a0
                     rts
\no_42
                     movea.l #0,a0
                     rts
```

```
replace_42_by_int movem.l d0-d2,-(a7)

divu.w #10,d0
addi.l #$00300030,d0

move.b d0,d2
swap d0
move.b d0,d1
jsr replace_42_by_char

movem.l (a7)+,d0-d2
rts
```