# $_{\mathbf{QCM}}^{\mathbf{ALGO}}$

1.	Dans un graphe orienté,	s'il	existe	un	chemin	$\boldsymbol{x}$	<b>~</b> ×	passant	par	tous	les	sommets	du
	graphe le graphe est?												

- (a) complet
- (b) partiel
- (c) parfait
- (d) fortement connexe

2.	Dans la forêt couvrante associée au parcours en profonde	ur d'ui	ı graphe	orienté G
	les arcs x→y tels que x est le père de y sont appelés?			

- (a) Arcs couvrants
- (b) Arcs en arrière
- (c) Arcs en Avant
- (d) Arcs croisés
- 3. Dans un graphe non orienté G=<S,A>, Le sous-graphe connexe maximal G'=<S',A> est une composante connexe du graphe G?
  - (a) vrai
  - (b) faux

#### 4. Un graphe partiel G' de G=<S,A> est défini par?

- (a)  $\langle S, A' \rangle$  avec  $A' \subseteq A$
- (b)  $\langle S', A \rangle$  avec  $S' \subseteq S$
- (c) < A,S >
- 5. Dans un graphe non orienté, s'il existe une arête x-y pour tout couple de sommet  $\{x,y\}$  le graphe est ?
  - (a) complet
  - (b) partiel
  - (c) parfait
  - (d) connexe

#### 6. Dans un graphe orienté, on dit que l'arc $U = y \rightarrow x$ est?

- (a) incident à x vers l'extérieur
- (b) accident à x vers l'extérieur
- (c) incident à x vers l'intérieur
- (d) accident à x vers l'intérieur

- 7. Supposons que *Pref[i]* retourne le Numéro d'ordre préfixe de rencontre d'un sommet i. Lors du parcours en profondeur d'un graphe orienté G, les arcs x→y tels que pref[y] est inférieur à Pref[x] dans la forêt sont appelés?
  - (a) Arcs couvrants
  - (b) Arcs en arrière
  - (c) Arcs en Avant
  - (d) Arcs croisés
- 8. Dans un graphe valué G=<S,A,C>, les coûts sont portés par?
  - (a) les relations
  - (b) les sommets
- 9. Un chemin qui ne contient pas plusieurs fois un même sommet est?
  - (a) élémentaire
  - (b) optimal
  - (c) plus court
  - (d) une chaîne
- 10. Dans un graphe non orienté, une chaîne dont toutes les arêtes sont distinctes deux à deux et telle que les deux extrémités coïncident est?
  - (a) un circuit
  - (b) un cycle
  - (c) connexe
  - (d) fortement connexe
  - (e) un chemin



QCM 6 Azar Chap20 (condits3 ex 16) fall 23 (late bus)

Choose the one correct answer for each sentence. One answer only unless otherwise indicated.

- 21. The bus you take to school has been late every day this week. You say:
- a. If the bus had arrived on time, I would not have been late for class.
- b. If the bus had arrive on time, I would not have been late for class.
- c. If the bus arrived on time, I would not have been late for class.
- d. If the bus arrived on time, I would not have be late for class.
- 22. The sentence, "If the team had practiced more, they would have won," refers to:
- a. the past.
- b. the future.
- c. the present and the future.
- d. the present.
- 23. You say: "If Kengo had written the paper by himself, there would have been many mistakes." In truth, this means:
- a. Kengo wrote the paper by himself.
- b. There were many mistakes.
- c. Kengo did not write the paper by himself.
- d. Kengo is angry about the paper.
- 24. If you say: "If my sister were rich, she would buy Tesla," this refers to:
- a. The future.
- b. The past.
- c. The present.
- 25. If William \_\_\_\_ to class late today, I \_\_\_\_\_ him in.
- a. came / would not have let
- b. had come / will not
- c. didn't come / would not
- d. had come / would not have let
- 26. Hank tried to send the president a warning by email last night, but he didn't have enough time. In other words:
- a. If Hank had enough time, he would have sent her a warning.
- b. If Hank hadn't enough time, he would have sent her a warning.
- c. If Hank had had enough time, he would have sent her a warning.
- d. If Hank had had enough time, he would send her a warning.
- 27. Choose the one correct sentence.
- a. If I had been born rich, I will not study.
- b. If I had been born rich, I was happy.
- c. If I had been born rich, I will be happy.
- d. If I had been born rich, I would not have gone to school.

- 28. \_\_\_\_ not all the spectators had arrived, the match took place on time, as planned.
- a. When
- b. If
- c. Even though
- d. Whether
- 29. Caroline wants to change heaters because the one she has is old. Which sentence matches?
- a. If her heater were newer, she would have kept it.
- b. If her heater were newer, she would not think about changing it.
- c. If her heater would be newer, she would keep it.
- d. If her heater were newer, she keeps it.
- 30. Which TWO sentences are perfectly correct?
- a. I would have bought the stock only if interest rates had gone down.
- b. I will buy the stock only if interest rates goes down.
- c. I will buy the stock only if interest rates go down.
- d. I will have bought the stock only if interest rates go down.

# **QCM 6** – OC S3 2023/24 (Week 20 November)

31.	Non-verbal communication can Choose all that apply
b) c)	complement a verbal message. accentuate verbal communication. contradict a verbal message. None of the above
32.	A key difference between verbal and non-verbal communication is that
b) c)	Verbal communication is nonlinear.  Non-verbal communication is linear.  Verbal communication is linear and nonverbal communication is nonlinear.  There are no specific differences between verbal and non-verbal cues.
33.	When a teacher pauses during a lecture and looks at students who are talking in order to communicate that they should be quiet, what function is being fulfilled the non-verbal message?
b) c)	accenting complementing substituting contradicting
34.	. Which of the following is <b>NOT</b> a characteristic of non-verbal communication?
b) c)	It remains unaffected by its setting. It often operates at a subconscious level. It reveals feelings and attitudes. It may conflict with verbal messages.
35	. Which of the following statements best describes paralanguage?
b) c)	It involves the speaker's choice of words. It can create a distinct impression of the speaker. Its main component is body language. It exists beside language and interacts with it.
36	. Which of the following is <u>NOT</u> an aspect of paralanguage?
b) c)	facial expressions rate of speech pitch of voice volume of voice

37. Displays of feelings can vary by culture. Which of the following	g is <b>NOT</b> true?
<ul> <li>a) Smiling is generally considered a positive sign.</li> <li>b) Many West African cultures tend to openly express emotions.</li> <li>c) Americans only smile when they are happy.</li> <li>d) In some cultures, excessive smiling may signal shallowness.</li> </ul>	
38. In all cultures, smiling a lot is seen as a good thing. True or Fa	lse?
a). True b) False	
39. Non-verbal communication skills are something that we are b learnt. True or False?	orn with and can't be
a) True b) False	
40. Which country according to the Preferred Interpersonal Dista the shortest personal space preference between themselves a	nces 2017 study had and a stranger?
a) Bulgaria	
b) Romania	
c) Argentina	
d) Italy	

# QCM Physique - InfoS3 - 20.11

#### Pensez à bien lire les questions ET les réponses proposées (attention à la numérotation des réponses)

Q41. Selon des mesures expérimentales, pour un objet réel ayant un comportement proche du corps noir, le spectre de son rayonnement (intensité du rayonnement en fonction de la longueur d'onde λ) dépend de la température de celui-ci.

- a. Vrai
- b. Faux

Q42. Le rayonnement du corps noir, décrit par la loi de Rayleigh-Jeans, est décrit comme la « catastrophe ultraviolette » car :

- a. La densité d'énergie rayonnée diverge vers +∞ pour les courtes longueurs d'onde.
- b. La densité d'énergie rayonnée diverge vers +∞ pour les grandes longueurs d'onde.
- c. La densité d'énergie rayonnée pour les grandes longueurs d'onde est nulle
- d. La densité d'énergie rayonnée pour les petites longueurs d'onde est nulle

Q43. Le quanta d'énergie a pour expression :

- a.  $E_0 = hc\lambda$
- b.  $E_0 = h\lambda$
- c.  $E_0 = \frac{hc}{\lambda}$ d.  $E_0 = \frac{hc}{\lambda^2}$


Q44. Sur l'effet photoélectrique, on peut dire :

- a. Qu'il correspond à l'émission d'un photon par irradiation d'un métal par un faisceau d'électrons.
- b. Qu'il correspond à l'émission d'un électron par irradiation d'un métal par un faisceau lumineux.
  - c. Qu'il n'a lieu qu'à partir d'une certaine énergie apportée.
  - d. Qu'il a lieu peu importe l'énergie apporté.

Q45. Selon le modèle de Bohr de l'atome d'hydrogène, lors de la désexcitation d'un électron d'un niveau supérieur vers un niveau inférieur, il y a :

- a. Absorption d'un quanta d'énergie.
- b. Emission d'un quanta d'énergie.

Les Q46&47. s'appuient sur le diagramme d'énergie ci-dessous de l'atome d'hydrogène de Bohr.



Q46. L'énergie à fournir pour passer de l'état fondamental à l'orbite n = 3 est égale à :

- a. 12,09 ev
- b. -12,09 ev
- c. 1,51 ev
- d. -1,51 ev

Q47. La longueur d'onde correspondant à une transition de l'état n = 3 vers l'état n' = 2 vaut :

a. 
$$\lambda = hc |\Delta E_{3\rightarrow 2}|$$

b. 
$$\lambda = hc \Delta E_{3\rightarrow 2}$$

c. 
$$\lambda = \frac{hc}{|\Delta E_{3\rightarrow 2}|}$$

d. 
$$\lambda = \frac{\hbar c}{\Delta E_{3\rightarrow 2}}$$

Q48. Selon le modèle de Bohr de l'atome d'hydrogène, le rayon d'une orbite électronique numérotée  $n \in \mathbb{N}^*$ est lié au rayon  $a_0$  de l'orbite de plus basse énergie par la relation :

a. 
$$r_n = a_0 n$$
;  $n = 1, 2, 3 ...$ 

b. 
$$r_n = a_0 n^2$$
;  $n = 1, 2, 3 ...$ 

c. 
$$r_n = \frac{a_0}{n^2}$$
; n = 1,2,3 ...

d. 
$$r_n = \frac{\ddot{a}_0}{n}$$
; n = 1, 2, 3 ...

Q49. Selon le modèle de Bohr de l'atome d'hydrogène, l'énergie d'une orbite électronique numérotée  $n \in \mathbb{N}^*$ est lié à l'énergie  $E_1$  de l'orbite de plus basse énergie par la relation :

a. 
$$E_n = E_1 n^2$$
;  $n = 1, 2, 3 ...$ 

b. 
$$E_n = E_1 n$$
;  $n = 1, 2, 3 ...$ 

c. 
$$E_n = \frac{E_1}{n^2}$$
;  $n = 1, 2, 3$ ...

d. 
$$E_n = \frac{E_1}{n}$$
;  $n = 1, 2, 3$ ...

Q50. Le spectre lumineux visible de l'hydrogène est :

- a. Un continuum de longueurs d'onde du violet au rouge d'intensité constante.
- b. Un continuum de longueurs d'onde du violet au rouge avec un pic d'intensité pour une certaine longueur d'onde.
- c. Un spectre composé de plusieurs raies lumineuses distinctes.
- d. Un spectre composé d'une seule raie lumineuse.

# QCM 6 Architecture des ordinateurs

Lundi 20 novembre 2023

# Pour toutes les questions, une ou plusieurs réponses sont possibles.

- 51. Choisir les réponses correctes.
  - A. Un mot de 16 bits peut être empilé.
  - B. Un mot de 32 bits peut être empilé.
  - C. Un octet peut être empilé.
  - D. Aucune de ces réponses.
- 52. Pour empiler une donnée:
  - A. On incrémente A7 d'abord.
  - B. Aucune de ces réponses.
  - C. On ne change pas A7.
  - D. On décrémente A7 d'abord.
- 53. Soit l'instruction suivante: MOVEM.L D1-D3/A4/A5,-(A7)

Quelle instruction est équivalente ?

- A. MOVEM.L D1/D3/A4/A5,-(A7)
- B. MOVEM.L A4/A5/D1/D2/D3,-(A7)
- C. MOVEM.L D1/D3/A4-A5,-(A7)
- D. Aucune de ces réponses.
- 54. Soient les deux instructions suivantes :

CMP.W D1,D2

BLE NEXT

#### Branchement à NEXT si :

- A. D1 = \$18929218 et D2 = \$18929218
- B. D1 = \$92181892 et D2 = \$92181892
- C. D1 = \$18929218 et D2 = \$92181892
- D. D1 = \$92181892 et D2 = \$18929218

#### 55. Soient les deux instructions suivantes :

CMP.B D1,D2

BLE NEXT

#### Branchement à NEXT si:

- A. D1 = \$18929218 et D2 = \$92181892
- B. D1 = \$92181892 et D2 = \$92181892
- C. D1 = \$18929218 et D2 = \$18929218
- D. D1 = \$92181892 et D2 = \$18929218

## 56. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. SUBQ.L #3,D0
- B. SUBQ.L #42,D3
- C. SUBQ.L #8,A2
- D. SUBQ.B #2,(A2)

### 57. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. SUBI.L #42,D0
- B. SUBI.L D2,D3
- C. SUBI.L #8,A2
- D. SUBI.B #2,(A2)

# 58. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. MOVEQ.L D1,D0
- B. MOVEQ.B #42,D0
- C. MOVEQ.W #42,D0
- D. MOVEQ.L #42,D0

# 59. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. MOVEA.L #50,D0
- B. MOVEA.L #50,A0
- C. MOVEA.B #50,D0
- D. MOVEA.B #50,A0

# 60. Quelle(s) instruction(s) n'est (ne sont) pas possible(s)?

- A. SWAP.W D7
- B. SWAP.W A1
- C. SWAP.L A4
- D. SWAP.B D7

#### Architecture des ordinateurs - EPITA - S3 - 2023/2024

Copyright @ 2004-2007 By: Chuck Kelly EASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Effective Address s=source, d=destination, e=either, i=displacement Description Opcode Size Operand CCR Operation On An (An) (An)+ -(An) (i.An) (i.An,Rn) abs.W abs.L (i.PC) (i.PC,Rn) #n XNZVC BWL \*U\*U\* Add BCD source and eXtend bit to ABCO  $Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ В В 0y,0x  $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ destination, 800 result -(Ay),-(Ax) 6 Add binary (ADD) or ADDQ is used when s + Dn → 9n ADD 1 BWL s,On e 8 S S S S S S 2 S S ď - | Dn + d → d source is #n. Prevent ADDQ with #n.L) d Dn,d d ď đ d ď ď Add address (.W sign-extended to .L) s s + An → An 2 ADDA WL s,An S e 5 \$ \$ 2 8 8 8 5 ADDI 4 8WL #n,d s #n+d → d Add immediate to destination d d d d d d d d \*\*\*\* Add quick immediate (#n range: I to 8) s |#n+d → d ADDO 4 BWL #n.d d d d d d d d d d -Add source and eXtend bit to destination  $0y + 0x + X \rightarrow 0x$ XDDX RWI Dy,Dx е  $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ -(Ay),-(Ax) e s AND On → On Logical AND source to destination AND ' BWL S 2 s.On 9 \$ S S S S S S (ANDI is used when source is #n) ď Dn ANO  $d \rightarrow d$ Dn.d d Ч d ď d e -\*\*00 Logical AND immediate to destination s #n AND d  $\rightarrow$  d ANDI #n.d d d d d ď d d d \_ s #n AND CCR → CCR \_ Logical AND immediate to CCR ANDI #n.CCR . \_ #n AND SR → SR Logical AND immediate to SR (Privileged) #n,SR 92005 \_ \_ \_ W . ANDI S Arithmetic shift Dy by Dx bits left/right BWL Dx.Dy \_ ASL E Arithmetic shift Dy #n bits L/R (#n: I to 8) ASR #n,Dy ď ı\_ZX Arithmetic shift ds 1 bit left/right (.W only) d d d d Ч d ď 8W3 if cc true then Branch conditionally (cc table on back) address<sup>2</sup> Bcc (8 or 16-bit ± offset to address) address → PC NOT(bit number of d)  $\rightarrow$  Z Set Z with state of specified bit in d then BCHG A L Dn.d d d d d d đ d ď NOT(bit n of d)  $\rightarrow$  bit n of d invert the bit in d d d d d d d d #n,d B & Dn,d NOT(bit number of d)  $\rightarrow$  Z Set Z with state of specified bit in d then BCLR e d d d d d d đ clear the bit in d ď ď d d d d  $0 \rightarrow bit$  number of d #n,d address → PC Branch always (8 or 16-bit ± offset to addr) BRA BM<sub>3</sub> address . . --NDT(bit n of d)  $\rightarrow$  Z Set Z with state of specified bit in d then ď ď d **BSET** B L Dn,d d d d Ч ď ð l → bit n of d set the bit in d ď d d d d d #n,d  $PC \rightarrow -(SP)$ ; address  $\rightarrow PC$ Branch to subroutine (8 or 16-bit ± offset) BSR BW3 address<sup>2</sup> NOT( bit On of d )  $\rightarrow$  Z Set Z with state of specified bit in d BIST d d d d ď d ď d d Dn.d Leave the bit in dunchanged d d ď Ч ď d d ď d NOT(bit #n of d )  $\rightarrow$  Z #n,d Compare On with O and upper bound (s) -\*000 s if On<O or On>s then TRAP CHK s,Dn В 8 2 S S S S S 2 2 Clear destination to zero -0100 d d d d d  $p \leftarrow 0$ CLR BWL ď d d set CCR with On - s Compare On to source CMP 4 BWL s,On S4 S 8 S S e S S S S S s | set CCR with An - s Compare An to source CMPA 4 WL s,An 3 2 S S 2 2 S \$ S S S d s set CCR with d - #n Compare destination to #n d d d d CMPI 4 d ď d 8WL #n.d . Compare (Ax) to (Ay); Increment Ax and Ay CMPM 4 set CCR with (Ax) - (Ay) BWL (Ay)+,(Ax)+ ė if cc felse then { On-I ightarrow On Test condition, decrement and branch DBcc On addres if  $On \Leftrightarrow -I$  then addr  $\rightarrow PC$ (16-bit ± offset to address) ±32bit Dn / ±16bit s → ±Dn On= ( 16-bit remainder, 16-bit quotient ) W DIVS s,Dn s 2 S 6 S S S S S S -\*\*\*0 32bit On / l6bit s → On Dn= ( 16-bit remainder, 16-bit quotient ) DIVU W s.Dn 2 В S 8 2 S S 2 S S -\*\*00 Logical exclusive OR On to destination d d d d  $s^4$  On XOR  $d \rightarrow d$ EOR 4 BWL On.d е ď d -\*\*nn #n XOR d → d Logical exclusive OR #n to destination d d á ď ď d d --FIIRI 4 BWL #n,d d s #n XOR CCR → CCR Logical exclusive DR #n to CCR 22239 EDRI #n,CCR • \_ -Logical exclusive DR #n to SR (Privileged) ==== s #n XOR SR → SR #n.SR EDRI 4 W register ←→ register Exchange registers (32-bit only) L Rx.Rv EXG B 6 On.B → On.W | On.W → On.L Sign extend (change .8 to .W or .W to .1) -\*\*00 d EXT WL Dn  $PC \rightarrow -(SSP); SR \rightarrow -(SSP)$ Generate Illegal Instruction exception ILLEGAL d 7d → PC Jump to effective address of destination d d d ď d JMP \_ d d  $PC \rightarrow -(SP)$ ;  $\uparrow d \rightarrow PC$ push PC, jump to subroutine at address d \_ d d d d d JSR d \_ \_ d ↑s → An Load effective address of s to An LEA LlsAn \_ 9 \$ 2 S S 8 8 2  $An \rightarrow -(SP)$ :  $SP \rightarrow An$ : Create local worksoace on stack LINK An.#n  $92 + 4n \rightarrow 92$ (negative n to allocate space) Logical shift Dy. Dx bits left/right BWL Ox.Dv \*\*\*0\* ISL е Logical shift Dy, #n bits L/R (#n: I to 8) LSR #n.Dy d S Logical shift d i bit left/right (.W only) W d d d d d d d -\*\*00 s → d Meve data from source to destination МПУЕ RWL s.d 9 84 В e е e е e S 8 е  $s \mid s \rightarrow CCR$ Move source to Condition Code Register s.CCR \_\_\_\_ MOYE W S S S S S S S 2 8 8 Move source to Status Register (Privileged)  $s \mid s \rightarrow SR$ MOVE s.SR EESSE ₩ S S S S 5 S S s 8  $SR \rightarrow d$ ď Move Status Register to destination d ď d MOVE W SRJ d d ď d . USP → An Move User Stack Pointer to An (Privileged) MOVE L USP,An \_ d -An,USP An → USP Move An to User Stack Pointer (Privileged) S (i,An) (i,An,Rn) sbs.W s,d XNZVC Dn An (An) (An)+ -(An)

0	0	D1	CCR		7.0	47				ومناهمها و	tina a	-aitha	. i-din	placement		<b>Department</b>	Description
Opcode		Operand	XNZVC	Dn			(An)+			(i,An,Rn)				(i,PE,Rn)		tiper duni	beau iption
Mainte	BWL	b,z	ANZVC		-	-		_				$\overline{}$		(II)(II)		s → An	Move source to An (MOVE s.An use MOVEA)
MOVEA4		nA.z		S	8	2	2	g d	_s d	g	s d	s d	2	- 8		Registers → d	Move specified registers to/from memory
MONEM,	WL	Rn-Rn,d		-		d			- 1	-	1 1	2	2	s		s -> Registers	(.W source is sign-extended to .L for Rn)
MONED	1021	s,Rn-Rn		-	H	2	- 8	-	s_d	2	2	2	-	-		$Dn \rightarrow (iAn)(i+2An)(i+4A.$	Move On to/from alternate memory bytes
MOVEP	WL	Dn.(i,An)		S	-	-		-	-	-	-	-	_			$(iAn) \rightarrow 0n(i+2An)(i+4A.$	(Access only even or odd addresses)
A CHICCOA		(i,An),Dn	-**00	d	H	-	$\vdash$	-	Σ	-	-	-		-	÷	#n → On	Move sign extended 8-bit #n to Dn
MOVED	F	#n.Dn	-**00	d	-		-	-	-								Multiply signed 15-bit; result: signed 32-bit
MULS		s,Dn		e	-	\$	2	8	S	2	2	S	2	2		16bit s * 16bit On → On	Multiply unsig'd 16-bit; result: unsig'd 32-bit
MULU	$\overline{}$	s,On	-**00	В.	-	S	2	2	S	2	2	S	S	- 3	2		Negate BCD with eXtend, BCD result
NBCO	8	d	*U*U*	9	-	d	ď	q	d.	<u>d</u>	ď	d.				0 - d <sub>0</sub> - X → d 0 - d → d	Negate destination (2's complement)
NEG		d	****	9	-	d	d_	q	4	d	đ	4		-			
NEGX	BWL	ď	****	q	-	d	d	d	d	d	d	d	-			0-q-x → q	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NOT		d	-**00	d		d	d	d	d	d	d	d	•	-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR 4	BWL	s,Dn	-**00	е	-	S	S	2	8	2	S	2	2	2	24	s OR On → On	Logical DR
		Dn,d		8	-	d	d	d	d	d	d	d	-	-	<u>-</u>	Dn DR d → d	(ORI is used when source is #n)
ORI *	BWL	#n,d	-**00	d	<u> -</u>	d	d	đ	d	d	d	ď	•	-		#n DR d → d	Logical DR #n to destination
DRI 4	В	#n,CCR	88352	<u> </u>	-	-	- 1	-	- '		-	-	-			#n OR CCR → CCR	Legical OR #n to CCR
DR1 4	W	#n.SR	=====	-	-	-	-	-	-	-			-	-	-	#n OR SR → SR	Logical BR #n to SR (Privileged)
PEA	l	2		-	-	S	-	_	S	\$	S	2	S	2	Ŀ	↑s → -(9P)	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	•	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	**0*	е	-	-	-	-	-	-	-	,	-	-	-		Rotate Dy, Dx bits left/right (without X)
ROR		#n.Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to:8)
	W	ď		-	-	d	d	ď	d	d	d	d	-	-	-		Rotate d I-bit left/right (.W only)
ROXL	BWL	Ox.Oy	***0*	е	-	-	-	-	-	-	-	-	-	-	-	C → X	Rotate Dy. Ox bits L/R. X used then updated
ROXR	ĺ	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s	X-X-	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d	-	-	-	L+C	Rotate destination 1-bit left/right (.W only)
RTE	<u> </u>		88888	F	-	-	-	T -	-	-	-		-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR				-	-	-	-	-	-	*3	-	-		-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	В	Dy.Ox	*U*U*	e	-	-		-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Bx_{10}$	Subtract BCD source and extend bit from
0000	-	-(Ay)(Ax)		-	-		-	В	۱.	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCO result
Scc	В	d		ď	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's → d	If cc true then d.B = 11111111
1000	_	ľ		-		-	-	•	_	-	'					else D's → d	else d.B = 00000000
STOP	<del>                                     </del>	#n	#22P#	-	-	_	-	-	-	-	-		-	-	s	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL	s.On	****	е	2	s	s	s	s	2	s	s	S	S	s <sup>4</sup>	On - s → On	Subtract binary (SUBI or SUBO used when
300	1111	Dn,d		e	ď	ď	۱å	l ă	ď	۱ä	d	lā	-	-	] _	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4	WL	s.An		8	е	s	2	s	s	S	S	S	s	s	s	An - s → An	Subtract address (.W sign-extended to .L)
ZRBI 4	BWL	#n,d	****	å	-	d	d	4	l å	ď	ä	d	-	-	s	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	4	<u>d</u>	ă	ď	ď	d	-	<u> </u>		<del></del>	Subtract quick immediate (#n range: I to 8)
			****	+	+	U	U	<u>u</u>	-	- u	- <u>-</u>		H	-	-	$0x - 0y - X \rightarrow 0x$	Subtract source and extend bit from
SUBX	Dur	Dy,Dx	]	В	-		] ]		-	[	1 -					$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
CMAD	l w	-(Ay)(Ax)	-**00	- d	H	<del>ا</del>	1	3	<del>-</del>	<del>                                     </del>	+-	-	<del>                                     </del>	<u> </u>	1-	$bits(31:16) \leftarrow \rightarrow bits(15:0)$	Exchange the IB-bit halves of Dn
SWAP	W	Du	-**00		<del>                                     </del>	d	d	ď	d -	<u> </u>	d	d -	1	-	+-	test d > CCR: 1 > bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TAS	В	d		10	+-	0	a	0	10	-	١.	u	1	-	2	PC→-(SSP);SR→-(SSP);	Push PC and SR, PC set by vector table #n
TRAP		#n		1 -	-	-	-	-	1	•	-	-	-	_	2	(vector table entry) $\rightarrow$ PC	(#n range: 0 to 15)
TRACTI	1-		<del></del>	-	-	$\vdash$	-	-	-	-	-	-	$\vdash$	_	-	If Y then TRAP #7	If overflow, execute an Overflow TRAP
TRAPY	-			1	+-	1	-	-	<u> </u>	-	-	-	-	-	╀╌		N and Z set to reflect destination
IZI	BWL		-**00	d	-	d	d	d	d	<u>d</u>	d	4	<u> </u>	ļ <u>-</u>	+	test $d \rightarrow CCR$ An $\rightarrow SP$ ; $(SP)+\rightarrow$ An	Remove local workspace from stack
UNLK		An		-	q		10.	-	71.8.3	61.03	-	-	- t: 00)		-		Valuras meat workshace ilenii zeack
	BWL	b,z	XNZVC	Un	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	80s.W	aps.L	(1,41)	(i,PC,Rn)	₩ſ	<u> </u>	

Condition Tests (+ OR, 1 NOT, ⊕ XOR; " Unsigned, "Alternate cc )										
CC	Condition	Test	CC	Candition	Test					
T	true	1	VC	overflow clear	17					
F	false	0	AZ	averflow set	V					
HI	higher than	I(C + Z)	PL	plus	IN					
₽2n	lower or same	C+2	MI	minus	N					
HS", CC*	higher or same	!C	GE	greater or equal	!(N ⊕ V)					
LD", CS"	lower than	C	UT	less than	(N ⊕ V)					
NE	nat equal	!Z	GT	greater than	$![(N \oplus V) + Z]$					
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z					

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, d Destination
- Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
  - N negative, Z zero, Y overflow, C carry, X extend
  - \* set according to operation's result, = set directly
  - not affected, O cleared, 1 set, U undefined

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.