

UNIVERSITY OF NEW BRUNSWICK DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING



ECE2215

Digital Logic Design Lab

Lab 9- Tutorial on Arithmetic with VHDL

Dr. Eduardo Castillo-Guerra

1

1



Outline



- * Arithmetic operators in VHDL
- * Arithmetic with QII libraries
 - Signed and floating-point numbers
- * Arithmetic with Numeric Standard Library
 - Signed and unsigned numbers

Dr. Eduardo Castillo-Guerra



Design of arithmetic using CAD tools



- * There are two approaches designing arithmetic circuits
 - 1. Schematic description
 - ► Involve providing the schematic that contains the logic gates performing the arithmetic
 - Not attractive for complex circuits
 - 2. Used HDL languages (VHDL)
 - ► Involve providing scripts that describe operation of the circuit that perform the arithmetic operation
 - ► Three alternatives
 - 1. Use default sentences in VHDL to implement the arithmetic
 - 2. Use QII libraries (i.e. LPM library)
 - 3. Use IEEE standard libraries (i.e. ieee.numeric_std library)

Dr. Eduardo Castillo-Guerra

3


3



Schematic description of arithmetic circuits



- Higher level arithmetic has to be designed and wired graphically using hierarchical file structures
- Example: To create an n-bit adder you could design a one-bit full-adder module and connect in instances of the that module



- * More cumbersome, especially when the number of bits is high but...
- You can use standard modules available in Quartus II library for most of the basic arithmetic operations
 - Some modules are technology dependent
 - Others are generic for any type of chip

Dr. Eduardo Castillo-Guerra



Arithmetic with VHDL: Basic operators



- * Involve the development of scripts that perform the arithmetic operations
- Scripts have to construct the logic functions required for the operation i.e. the addition of 1-bit is implemented with the equations:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY fulladd_L4_Slide7 IS
PORT(Cin , x, y : IN STD_LOGIC;
s, Cout : OUT STD_LOGIC);
END fulladd_L18_Slide11;

ARCHITECTURE logicFunc OF fulladd_L4_Slide7 IS
BEGIN
s <= x XOR y XOR Cin;
Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y);
END LogicFunc;
```

 $\begin{aligned} \mathbf{S}_{i} &= \mathbf{x}_{i} \oplus \mathbf{y}_{i} \oplus \mathbf{c}_{i} \\ c_{i+1} &= x_{i} y_{i} + x_{i} c_{i} + y_{i} c_{i} \end{aligned}$

Dr. Eduardo Castillo-Guerra

5

5



Arithmetic with VHDL: Basic operators




6


- N-bit carry adder is the implemented instantiating this modules n-times
 - i.e. a 4-bit carry adders can be implemented as


```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY adder4_L4_slide7 IS
                              Cin: IN STD LOGIC:
               PORT (
                               x3, x2, x1, x0
                                                              : IN STD_LOGIC
                               y3, y2, y1, y0
                                                              : IN STD_LOGIC
                               s3, s2, s1, s0
                                                              : OUT STD_LOGIC := '0' :
                                                              : OUT STD_LOGIC );
                               Cout
END adder4_L18_slide12;
ARCHITECTURE Structure OF adder4_L4_slide7 IS
   SIGNAL c1, c2, c3 : STD LOGIC :
                                                                                                 A file must be saved with the
   COMPONENT fulladd_L4_Slide7 IS
     PORT(Cin , x, y : IN STD_LOG
s, Cout : OUT STD_LOGIC);
                                                                                                 same name:
                                                                                                 fulladd_L4_Slide7.vhd
   s, Cout : OU END COMPONENT;
               stage0: fulladd\_L18\_Slide11 PORT MAP ( Cin, x0, y0, s0, c1);\\ stage1: fulladd\_L18\_Slide11 PORT MAP ( c1, x1, y1, s1, c2);\\ stage2: fulladd\_L18\_Slide11 PORT MAP ( c2, x2, y2, s2, c3);\\
               stage3: fulladd_L18_Slide11 PORT MAP (c3, x3, y3, s3, Cout);
END Structure:
```


6


Dr. Eduardo Castillo-Guerra













Arithmetic with VHDL: QII ALTFP library



- * Files generated:
 - FP_add_sub_function.qip,
 - FP add sub function.vhd (fraction of the code below)

```
USE ieee.std_logic_1164.all;
4862
4863
4864
             ENTITY FP_add_sub_function IS
            PORT □ (
4865
4866
4867
4868
                             add_sub clock : IN STD_LOGIC; functions in the top part

clock : IN STD_LOGIC; scroll down to find main function
datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0); coverflow coverflow result cunderflow : OUT STD_LOGIC VECTOR (31 DOWNTO 0);*

underflow clock : OUT STD_LOGIC vector (31 DOWNTO 0);*

to underflow clock : OUT STD_LOGIC vector (31 DOWNTO 0);*

Use the function definition to declare the component and "port map" your local
4869
4870
4871
4872
4873
4874
4875
                END FP_add_sub_function;
             ARCHITECTURE RTL OF fp_add_sub_function IS
                       SIGNAL sub_wire0 : STD_LOGIC ;
                       SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
SIGNAL sub_wire2 : STD_LOGIC;
```

- * Use component to reuse the VHDL code generated
- * VHDL code generated has many different functions in the top part

 - variables

Dr. Eduardo Castillo-Guerra

13

13



Arithmetic with VHDL: QII ALTFP library



* Single precision floating point adder/substractor implementation

```
⊟-- L4 Example 7- Floating Point add_sub with LPM library
|-- ECE2215
                 library ieee;
use ieee.std_logic_1164.all;
4 5 6 6 7 8 9 10 11 12 13 14 15 16 6 17 7 18 8 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 5 36
            mentity L4_FP_single_precision_add_sub is
                     port
( add_subst : IN STD LOGIC;
    clk : IN STD LOGIC;
    nume : IN STD LOGIC VECTOR (31 DOWNTO 0);
    numb : IN STD LOGIC VECTOR (31 DOWNTO 0);
    ovflow : OUT STD LOGIC VECTOR (31 DOWNTO 0);
    result : OUT STD LOGIC VECTOR (31 DOWNTO 0);
    undflow : OUT STD LOGIC VECTOR (31 DOWNTO 0);
);
                       COMPONENT FP add sub function

PORT (
    add_sub : IN STD LOGIC;
    clock : IN STD LOGIC;
    dataa : IN STD LOGIC VECTOR (31 DOWNTO 0);
    datab : IN STD LOGIC VECTOR (32 DOWNTO 0);
    overflow : OUT STD LOGIC;
    result : OUT STD LOGIC VECTOR (31 DOWNTO 0);
    underflow : OUT STD LOGIC VECTOR (31 DOWNTO 0);
    END COMPONENT;
                       I1: FP add sub function port map (add subst,clk,numa,numb,ovflow,result,undflow);
    Dr. Eduardo Castillo-Guerra
```

14




Arithmetic with VHDL: QII ALTFP library



* Single precision floating point adder/substractor implementation

Simulation results



- * Added 44₁₀ and 99₁₀ resulting 143₁₀.
- Subtracted 99₁₀ from 44₁₀ resulting -55₁₀.
- * A latency of 7 (7 clock cycle delay) to get result
- No overflow/underflow is generated

15

15

Dr. Eduardo Castillo-Guerra





Arithmetic with VHDL: IEEE Numeric library UNB




- * This is the easiest approach
- * Must include the library in your design as "use ieee.numeric_std.all;"
- * Includes operators for signed and unsigned arithmetic
 - Automatically select the right operation based on type of operands
 - Supported operators: '+', '-', '*', '/', 'rem', 'mod','**', 'abs'
 - Other comparison and converting functions as seen in: http://www.csee.umbc.edu/portal/help/VHDL/packages/numeric_std.vhd
 - Also support shifting operations basic gates with signed/unsigned types

Dr. Eduardo Castillo-Guerra









Summary



- * Arithmetic operators in VHDL
- * Arithmetic with QII libraries
 - Signed and floating-point numbers
- * Arithmetic with Numeric standard library
 - Signed and unsigned numbers
- * Final exam recommendation
 - Bring code and Pin assignment from both boards
 - Bring any printed material you want
 - Will not have access to internet or online drives
 - Will be seated randomly
 - Practice bringing code compiled in other computers than the lab ones

Dr. Eduardo Castillo-Guerra

20