

UNIVERSITY OF NEW BRUNSWICK DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING



ECE 2214

Digital Logic Design

L-30 FSM design examples

Fall 2022



Outline



- Design of a sequence detector with a Moore-type FSM
 - Schematic and VHDL implementation
- * Design of a sequence detector FSM combining smaller Moore-type FSMs
 - Schematic
- Design of a sequence detector with a Mealy-type FSM
 - Schematic and VHDL implementation



Summary of previous lecture



- * FSM state minimization: Required when there are redundant states
 - Achieved with the partition minimization procedure
- * Hypothesis:
 - All the states in a given block are equivalent
 - States in different block are not equivalent
- * Implementation
 - Start partitioning the blocks based on the k-successor method until no new group is generated
 - States in the same group are equivalent and can be minimized
 - Keep only one of them
- * Analyzed an example
 - Method terminates when the next partition step do not reach any new group compared with the previous partition or...
 - Reach groups of only one variable






- Design a FSM that has an input w and an output z that...
 - Detects two consecutive previous values of the input in 00 or 11 \rightarrow z = 1
 - Otherwise, z = 0.

* Solution:

- A similar problem to the example analyzed in previous lecture that detect a sequence of 11
- Will follow the same approach to solve this problem
- Will use a Moore machine because w depend on two consecutive previous stages
- * Let C be the state that will be active when the sequence 00 occurs
- Let E be the state that will be active when the sequence 11 occurs

Present	nt Next state		Output
state	w = 0	w = 1	z
A	В	D	0
В	$^{\rm C}$	D	0
\mathbf{C}	$^{\rm C}$	D	1
D	В	${f E}$	0
${ m E}$	В	\mathbf{E}	1







Output

2

0

0

Next state

w=1

 \mathbf{E}

w = 0

Present

state

В

Partition minimization procedure

$$P_1 = (ABCDE)$$

$$P_2 = (ABD)(CE)$$

- 0-sucessor of ABD →BCB
 - → B provides a 0-sucessor in a different group (C)
- 1-sucessor of ABD →DDE
 - → D provides a 1-sucessor in a different group (E)
- 0-sucessor of CE →CB → Both 0-sucessors are in different groups
- 1-sucessor of CE →DE → Both 1-sucessors are in different groups

$$P_3 = (A)(BD)(C)(E)$$

$$P_4 = (A)(B)(C)(D)(E)$$

- Since all variables appear in separate groups, the minimization procedure is stopped
- The optimum number of states is 5 and do not contain any redundancy
- * Flip-flop selection & number: Since there are 5 states: 3 FFs are needed
 - Will use D FF






State assignment


■ The simplest state assignment is to follow the binary sequence starting from 000 and ending in 100 (101, 110, and 111 are used as don't care).


8.	Present	Next	Next state	
	state	w = 0	w = 1	Output
	$y_3y_2y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$	z
A	000	001	011	0
В	001	010	011	0
\mathbf{C}	010	010	011	1
D	011	001	<mark>100</mark>	0
Ε	100	001	100	1

*	Tł	Present	Next state		Output]:
][state	w = 0	w = 1	z	$y_1 y_2$
	7	A	В	D	0	
	1	В	С	D	0	
	3	\mathbf{C}	$^{\rm C}$	D	1	
		D	В	${ m E}$	0	
*	ΤI	E	В	Ε	1	

$$z = y_3 + \overline{y_1}y_2$$







y ₁			
00	01	11	10
0	0	0	1
1	d	d	d
		00 01 0	00 01 11 0 0





- Next state equations seem to be unnecessarily complex
- * This denotes that there should be a better state assignment scheme
- Note that state A is only reached at the beginning when the machine is started or reset. Therefore, it is better to assign codes starting with 100 to 111 to states BCDE

	Present	Next	state	
	state	w = 0	w = 1	Output
	$y_3y_2y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$	z
A	000	100	110	0
В	100	101	<mark>1</mark> 10	0
\mathbf{C}	101	101	<mark>1</mark> 10	1
D	110	100	111	0
\mathbf{E}	111	100	111	1


* The equations of the next state are:

$$Y_1 = wy_2 + \overline{w}y_3\overline{y_2}$$
$$Y_2 = w$$

$$Y_3 = 1$$

* The output expression is: $z = y_1$

$\sqrt{y_1}W$					
VaVa	00	01	11	10	
y ₃ y ₂ 00	0	0	d	d	
01	d	d	d	d	
11	0	1	1	0	
10	1	0	0	1	




$\sqrt{y_1}$	W				
V ₂ V ₂	00	01	11	10	_
y ₃ y ₂ 00	1	1	d	d	
01	d	d	d	d	
11	1	1	1	1	
10	1	1	1	1	

$\sqrt{y_2}$	y ₁			
y_3	00	01	11	10
0	0	d	d	d
1	0	1	1	0





* Implementation



$$Y_1 = wy_2 + \overline{w}y_3\overline{y_2}$$

$$Y_2 = w$$

$$Y_3 = 1$$

$$z = y_1$$

* NOTE:


Ζ

- Y₃ is 1 all the time since D FF will output the input D at the positive edge of the clock
- Can this help to further simplify provide?





* Implementation



$$Y_1 = wy_2 + \overline{w}y_3\overline{y_2}$$

$$Y_2 = w$$

$$z = y_1$$

* NOTE:

Z

- Third FF can be eliminated
- Reset input can be connected directly to the AND gate
- This makes A a virtual state but ... will make the machine to operate asynchronously on the first clock cycle after reset
- This is more a practical solution since
 y₃ doesn't change after the reset



state

Α

В

 \mathbf{C}

D

E

Example 1: VHDL implementation Automatic assignment



```
WHEN B =>
     LIBRARY ieee:
                                                                                         IF w = '0' THEN
      USE ieee.std logic 1164.all;
                                                                                              v <= C :
                                                                                         ELSE
      ENTITY simple IS
                                                                                              v <= D :
      PORT ( Clock, Resetn, w : IN STD LOGIC;
                                                                                         END IF:
                                        :OUT STD LOGIC);
                                                                                     WHEN C =>
      END simple:
                                                                                         IF w = '0' THEN
                                                                                              v <= C :
     ARCHITECTURE Behavior OF simple IS
                                                                                         ELSE
           TYPE State type IS (A, B, C, D, E);
                                                                                              y \leq D:
                                                                                         END IF:
          SIGNAL y: State type;
                                                                                     WHEN D =>
     BEGIN
                                                                                         IF w = 0 THEN
          PROCESS (Resetn, Clock)
                                                                                              y \leq B;
          BEGIN
                                                                                         ELSE
               IF Resetn = '0' THFN
                                                                                              y \leq E:
                    V \leq A
                                                                                         END IF:
               ELSIF (Clock'EVENT AND Clock = '1') THEN
                                                                                    WHEN E =>
                    CASE y IS
                                                                                         IF w = 0 THEN
                         WHEN A =>
                                                                                              y \leq B;
                              IF w = 0 THEN
                                                                                         ELSE
                                   y \leq B;
                                                                                              y <= E :
                              ELSE
                                                                                         END IF:
        Next state
Present
                   Output
                                                                                END CASE:
                                   v \leq D:
                     2
       w = 0 \quad w = 1
                                                                            END IF:
                              END IF:
        В
              D
                     Ω
                                                                       END PROCESS:
        \mathbf{C}
              D
                     0
                                                                       z \le '1' \text{ WHEN } y = C \text{ OR } y = E \text{ ELSE } '0';
        \mathbf{C}
              D
                     1
                                                                   END Behavior:
        В
              \mathbf{E}
                     0
        В
                      1
```



Example 1: Alternative VHDL implementation

Manual assignment

```
Next state
Present
                                Output
 state
           w = 0 \quad w = 1
              В
                        D
              \mathbf{C}
                        D
                                    0
              \mathbf{C}
                        D
   D
```

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY simple IS
    PORT (Clock, Resetn, w: IN
                                  STD LOGIC;
                                                                      WHEN C =>
                         : OUT
                                  STD LOGIC):
             Z
                                                                          IF w = 0 THEN y next \leq C;
END simple ;
                                                                           ELSE y next \le D;
                                                                           END IF:
ARCHITECTURE Behavior OF simple IS
                                                                      WHEN D =>
    SIGNAL y present, y next : STD LOGIC VECTOR(2 DOWNTO 0);
                                                                           IF w = 0 THEN y next \le B;
    CONSTANT A: STD LOGIC VECTOR(2 DOWNTO 0) := "000";
                                                                           ELSE y next \le E;
    CONSTANT B: STD LOGIC VECTOR(2 DOWNTO 0) := "100";
                                                                          END IF:
    CONSTANT C: STD_LOGIC VECTOR(2 DOWNTO 0) := "101";
                                                                      WHEN E =>
    CONSTANT D: STD LOGIC VECTOR(2 DOWNTO 0) := "110";
                                                                           IF w = 0 THEN y next \le B;
    CONSTANT E: STD LOGIC VECTOR(2 DOWNTO 0) := "111";
                                                                           ELSE y next \le E;
BEGIN
                                                                           END IF:
    PROCESS (w, y present)
                                                                 END CASE:
    BEGIN
                                                     END PROCESS:
        CASE y present IS
                                                     PROCESS (Clock, Resetn)
             WHEN A =>
                                                     BEGIN
                 IF w = 0 THEN y next \le B;
                                                         IF Resetn = '0' THEN
                 ELSE y next \le D;
                                                              y present \leq A;
                 END IF:
                                                         ELSIF (Clock'EVENT AND Clock = '1') THEN
             WHEN B =>
                                                              y_present <= y_next;</pre>
                 IF w = 0' THEN y next \le C;
                                                         END IF:
                 ELSE y next \leq D;
                                                     END PROCESS:
                 END IF;
                                                     z \le '1' WHEN y present = C OR y present = E ELSE '0';
                                                 END Behavior:
                                Slides contain copyrighte
```






- Design the previous FSM combining two smaller FSMs such that one detects the 11 sequence and the other the sequence of 00
- * Solution: The state table and circuit for the FSM that detects 11 were introduced in previous lecture

	Present	Next		
	state	w = 0 $w = 1$		Output
	<i>y</i> 2 <i>y</i> 1	Y_2Y_1 Y_2Y_1		Z
A	00	00	01	0
В	01	00	11	0
C	11	00	11	1
	10	dd	dd	d

The expressions for this FSM are:

$$Y_1 = w z_{ONES} = y_2$$


$$Y_2 = wy_1$$







* The state table for the FSM that detects 00 is:



Present	Ne xt	Output	
state	w = 0	w = 1	z_{zeros}
D	E	D	0
\mathbf{E}	F	D	0
F	F	D	1

	Present	Next	Next state	
	state	w = 0	w = 1	Output
	y_4y_3	Y_4Y_3	Y_4Y_3	z_{zeros}
D	00	01	00	О
Ε	01	11	00	0
F	11	11	00	1
	10	dd	dd	d

The expressions for this FSM are:

$$Y_3 = \overline{w}$$

$$Y_4 = \overline{w}y_3$$

$$z_{ZEROS} = y_4$$


$\sqrt{y_4y_3}$				
w \	00	01	11	10
0	0	1	1	d
1	0	0	0	d

y_4	0	1
0	0	0
1	d	1






* The circuit expression is: $Z = Z_{ONES} + Z_{ZEROS}$







- * The circuit expression is: $Z = Z_{ONES} + Z_{ZEROS}$
- Note that combination of two smaller and more specific FSMs can be performed to reach more complex FSM
- In this case, this approach leads to more expensive implementation than the whole sequence designed in only one FSM
- * However, the design process is simpler
- Sharing circuits can lead to more costefficient implementations despite it might not be the most cost efficient implementation for a particular sequence








Design a Mealy-type FSM that detects the sequence 11 and 00 as in example 1 and write the VHDL code to implement the example in QUARTUS II

В

Solution: The state diagram, state table and circuit for the Mealy FSM are:



Present	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1
A	В	$^{\mathrm{C}}$	0	0
В	В	\mathbf{C}	1	0
C	В	\mathbf{C}	0	1

Present	Next state		Output	
state	w = 0	w = 1	w = 0	w = 1
y_2y_1	Y_2Y_1	Y_2Y_1	z	z
00	01	11	0	0
01	01	11	1	.0
11	01	11	0	1





* This assignment leads to the next-state and output expressions:


$$Y_1 = 1$$

$$Y_2 = w$$

$$z = \overline{w}y_1\overline{y_2} + wy_2$$

- Note that there are great savings using the input to determine the output
- Implementation changes from 3 FF in the Moore machine to 2 FF in the Mealy machine
- * Logic cost is the same

	Present	Next state		Output	
	state	w = 0	w = 1	w = 0	w = 1
	y_2y_1	Y_2Y_1	Y_2Y_1	z	z
A	00	01	11	0	0
В	01	01	1 1	1	0
$^{\mathrm{C}}$	11	01	11	0	1




$\sqrt{y_2}$	y ₁			
w \	_00	01	11	10
0	0	0	0	d
1	1	1	1	d

$\sqrt{y_2y_1}$				
w 🔪	00	01	11	10
0	0	1	0	а
1	0	0	1	d



Example 3 implementation





$$Y_1 = 1$$

$$Y_2 = w$$

$$z = \overline{w}y_1\overline{y_2} + wy_2$$



Example 3: VHDL implementation Automatic assignment



```
LIBRARY ieee;
                                                                                      IF w = 0 THEN y \le B;
USE ieee.std logic 1164.all;
                                                                                      ELSE y \le C;
                                                                                      END IF:
ENTITY mealy IS
                                                                                  WHEN C =>
    PORT (Clock, Resetn, w: IN STD LOGIC;
                                                                                      IF w = 0' THEN y \le B:
                                      : OUT
                                               STD LOGIC);
                                                                                      ELSE y \leq C:
END mealy;
                                                                                      END IF:
                                                                             END CASE:
ARCHITECTURE Behavior OF mealy IS
                                                                   END IF:
    TYPE State type IS (A, B, C);
                                                                                             Next state
                                                                                                        Output
                                                                                      Present
                                                              END PROCESS:
                                                                                       state
                                                                                            w = 0 \quad w = 1
                                                                                                      w = 0 w = 1
    SIGNAL y : State type;
                                                                                            Y_2Y_1
                                                                                                 Y_2Y_1
                                                                                                            Z
BEGIN
                                                                                       y2y1
                                                              PROCESS (y, w)
                                                                                                       0
                                                                                                            0
                                                                                    Α
                                                                                        00
                                                                                             01
                                                                                                  11
    PROCESS (Resetn, Clock)
                                                                                    В
                                                                                        01
                                                                                             01
                                                                                                  11
                                                                                                       1
                                                                                                            0
                                                              BEGIN
    BEGIN
                                                                                        11
                                                                                             01
                                                                                                       0
                                                                                                  11
                                                                   CASE y IS
         IF Resetn = '0' THEN
                                                                        WHEN A =>
                   y \le A;
                                                                             z \le '0':
         ELSIF (Clock'EVENT AND Clock = '1') THEN
                                                                        WHEN B =>
                   CASE y IS
                                                                             z \leq NOT w:
                        WHEN A =>
                                                                        WHEN C =>
                            IF w = 0' THEN v \le B:
                                                                            z \le w:
                            ELSE y \le C;
                                                                   END CASE:
                            END IF:
                                                              END PROCESS:
                        WHEN B =>
                                                         END Behavior:
```



Summary



- * Example 1
 - Design of a sequence detector with a Moore-type FSM
 - Schematic and VHDL implementations
- * Example 2
 - Design of a sequence detector FSM combining smaller Moore-type FSMs
- * Example 3
 - Design of a sequence detector with a Mealy-type FSM
 - Schematic and VHDL implementations
- Recommended reading
 - Fundamentals of Digital Logic with VHDL Design 2nd Edition Stephen Brown,
 Zvonko Vranesic; McGraw-Hill, 2005. Chapter 8, pp. 496 535
- * Next lecture
 - Design of counter using sequential circuit approach
 - ► Fundamentals of Digital Logic with VHDL Design 3/e, Stephen Brown, Zvonko Vranesic; McGraw-Hill, 2009. Chapter 8, pp. 535 553