

UNIVERSITY OF NEW BRUNSWICK DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING



ECE 2214

Digital Logic Design

L-17 Design of arithmetic using CAD tools

Fall 2022



Outline



- Schematic description of arithmetic logic circuits
- VHDL description of arithmetic logic circuits
 - Modules and packages
 - Number representations in VHDL
 - Arithmetic operators in VHDL
- Arithmetic assignment statements in VHDL



Summary of previous lecture



- * Learned multiplication and division of binary numbers
- * Fractional representation
 - Fix point representation

$$B = b_{n-1}b_{n-2}\cdots b_{0} \bullet b_{-1}b_{-2}\cdots b_{-k}$$

Floating number representation

$$Value_{10} = \pm 1.M * R^{E-bias}$$



Binary-coded-decimal representation (BCD)



Use four bits to encode each decimal digits. Each digit is encoded using unsigned binary representation as:

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Note:

- * Decimal digit $(0...9) \rightarrow$ only need 4 bits
- * Only the first 10 of the 16 possible numbers obtained with 4 bits are used, the rest can't occur in BCD
- Benefit: provide a format that is easy to display
 - Not commonly used in current computers
- The arithmetic operation of BCD can be complicated
 - Any arithmetic result >(9)₁₀ must keep the excess magnitude of 9 and carry one to the next digit

* Example 6: Convert the following BCD number into binary

$$934 = 1001 \ 0011 \ 0100$$
9 3 4



ASCII Character code



- * This is the standard code for storing text characters
 - Each letter and special character has a unique code
- * It uses 7 bits to represent each character (127 in total)
- * Example 7: Describe the relationship between decimal, ASCII and binary code for numbers from 0..9

$$(0)_{10} = 30_{ASCII} = (0110000)_2$$

$$(1)_{10} = 31_{ASCII} = (0110001)_2$$

$$(2)_{10} = 32_{ASCII} = (0110010)_2$$

$$(3)_{10} = 33_{ASCII} = (0110011)_2$$

$$(4)_{10} = 34_{ASCII} = (0110100)_2$$

$$(5)_{10} = 35_{ASCII} = (0110101)_2$$

$$(6)_{10} = 36_{ASCII} = (0110110)_2$$

$$(7)_{10} = 37_{ASCII} = (0110111)_2$$

$$(8)_{10} = 38_{ASCII} = (0111000)_2$$

$$(9)_{10} = 39_{ASCII} = (0111001)_2$$

See 5.4 pp. 302 of the textbook for a full list



Design of arithmetics using CAD tools




- * There are two approaches designing arithmetic circuits
 - 1. Schematic description
 - ► Involve providing the schematic that contains the logic gates performing the arithmetic
 - 2. Used HDL languages (VHDL)
 - ► Involve providing scripts that describe operation of the circuit that perform the arithmetic operation



Schematic description of arithmetic circuits




- Higher level arithmetic has to be designed and wired graphically using hierarchical file structures
- Example: To create an n-bit adder you could design a one-bit full-adder module and connect n instances of the that module



- More cumbersome, especially when the number of bits is high but...
- * You can use standard modules available in Quartus library for most of the basic arithmetic operations
 - Some modules are technology dependent
 - Others are generic for any type of chip










LPM library arithmetic library




Can generate more than one format








- Module generated with the IP Catalog
 - 16-bits adder
 - Carry-out
 - Overflow detection








- IP Catalog library has other modules
- * i.e. Multiplication
 - 8-bits multiplier
 - Two 8-bit input numbers
 - One 16 bit output number







- IP Catalog library has other modules
- * i.e. division
 - Unsigned number divider
 - ► Two 8-bit input numbers
 - ➤ One 8-bit quotient output
 - ➤ One 8-bit remainder output





Arithmetic with HDL languages




- * Involve the development of scripts that perform the arithmetic operations
- Scripts have to follow certain structure given by the language used
 - VHDL has a general script structure based on Entity-Architecture
 - i.e. Similar to the adder generated before but with only 1 bit

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY fulladd L18 Slide11 IS
PORT(Cin, x, y : IN STD LOGIC;
       s, Cout : OUT STD LOGIC);
END;
ARCHITECTURE logicFunc OF fulladd L18 Slide11 IS
BEGIN
       s \le (x XOR y) XOR Cin;
      Cout \leq (x AND y) OR (Cin AND x) OR (Cin AND y);
END LogicFunc;
```

$$S_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$



N-bit carry adder is the implemented instantiating this modules n-times



Arithmetic with VHDL language Direct implementation with basic sentences



```
Example of a 4-bit ripple carry adder
LIBRARY ieee:
                                                       Cuot
USE ieee.std logic 1164.all;
ENTITY adder4 L18 slide12 IS
          PORT ( Cin: IN STD LOGIC;
                    x3, x2, x1, x0
                                        : IN STD LOGIC;
                    y3, y2, y1, y0
                                       : IN STD LOGIC;
                                        : OUT STD LOGIC := '0';
                    s3, s2, s1, s0
                                        : OUT STD LOGIC );
                    Cout
END adder4 L18 slide12;
ARCHITECTURE Structure OF adder4 L18 slide12 IS
  SIGNAL c1, c2, c3 : STD LOGIC;
                                                               A file must be saved with
  COMPONENT fulladd L18 Slide11
                                                                  the same name:
    PORT(Cin, x, y : IN STD LOGIC;
                                                               Fulladd L18 Slide11.vhd
       s, Cout : OUT STD LOGIC);
  END COMPONENT:
BEGIN
  stage0: fulladd L18 Slide11 PORT MAP (Cin, x0, y0, s0, c1);
  stage1: fulladd L18 Slide11 PORT MAP ( c1, x1, y1, s1, c2 );
  stage2: fulladd L18 Slide11 PORT MAP ( c2, x2, y2, s2, c3 );
  stage3: fulladd L18 Slide11 PORT MAP (c3, x3, y3, s3, Cout);
END Structure:
```

* Component structure used to instantiate fulladd module 4 times



Arithmetic with VHDL language Direct implementation with basic sentences



Observations

- Four bits are declared for the inputs x and y and for the output s
- A separate bit is declared for the Cout and Cin
- The code that perform the full adder "fulladd" is declared as a COMPONENT
- The typical declaration of a component is:

```
COMPONENT name
PORT ( in1, in2, ... inN : IN DataType ;
out1, out2, ... outN: OUT DataType );
END COMPONENT;
```

- Name of component function must match the filename containing it
- Internal variables or signals can be declared to store temporary results
 - ► Such as c1, c2 and c3
- The declaration for the internal variables is:

```
SIGNAL vname1, vname2 ... vnameN : DataType ;
```



Arithmetic with VHDL language Direct implementation with basic sentences



- Same function can be implemented with several approaches
- * i.e. The same previous example can be written with an alternative style
 - Use VHDL package sentence instead of the component used before
 - A library style

The file fulladd package.vhd must



HDL languages Direct implementation with basic sentences



```
LIBRARY ieee:
USE ieee.std logic 1164.all;
USE work.fulladd package.all;
ENTITY fulladd L18 Slide15 IS
         PORT (
                  Cin
                                     : IN
                                              STD LOGIC:
                                              STD LOGIC;
                  x3. x2. x1. x0
                                    : IN
                                              STD LOGIC:
                  y3, y2, y1, y0
                                    : IN
                  s3, s2, s1, s0
                                              STD LOGIC;
                                    : OUT
                                              STD LOGIC);
                  Cout
                                     : OUT
END fulladd L18 Slide15;
ARCHITECTURE Structure OF fulladd L18 Slide15 IS
         SIGNAL c1, c2, c3 : STD LOGIC;
BEGIN
         stage0: fulladd L18 Slide11 PORT MAP (Cin, x0, y0, s0, c1);
         stage1: fulladd L18 Slide11 PORT MAP (c1, x1, y1, s1, c2);
         stage2: fulladd L18 Slide11 PORT MAP (c2, x2, y2, s2, c3);
         stage3: fulladd L18 Slide11 PORT MAP (c3, x3, y3, s3, Cout);
END Structure:
```



HDL languages Direct implementation with basic sentences



- * The package is a more organized style
 - Structure the 1-bit adder as a package
 - The package is saved as a library (work.fulladd_package.all in this case)
 - The library can be stored in a separate file in the same work directory
 - The 4-bit adder script instantiate the 1-bit adder 4 times

Both code styles do the same operation You can use the one that you prefer!





- VHDL has different data objects to represent individual logic signals or wires
- * A signal has to be declared with type associated in the following format:

```
SIGNAL signal_name : type_name;
```

- * The type_name determines the values that the signal can have and ... its use in VHDL
- * The most common signal types are:
 - BIT
 - BIT_VECTOR
 - STD LOGIC
 - STD_LOGIC_VECTOR
 - INTEGER (SIGNED or UNSIGNED)
 - BOOLEAN
 - ENUMERATION





* BIT or BIT_VECTOR: Are predefined VHDL types to define the number of bits of a signal

BIT: Represent one bit and can have value '0' or '1'

BIT_VECTOR: Represent a linear array of BITS

Use: "TO' or "DOWNTO" specify the bit range

* Example:

SIGNAL X : BIT;

SIGNAL X : BIT_VECTOR (1 TO 4);

SIGNAL X: BIT_VECTOR (7 DOWNTO 0);

Note:

- TO indicate the direction from MSB (1) to LSB (4)
- DOWNTO indicate the direction from MSB (7) to LSB(0)
- Special care has to be taken in this definition since the interpretation of the result depends on the bit definition





- * STD_LOGIC or STD_LOGIC_VECTOR: Added to VHDL by IEEE 1164 standard library
 - Provides more flexibility than the BIT type
 - Store standard logic data such as bits and vectors
- Requires the term "USE ieee.std_logic_signed" for signed numbers and ... the term "USE ieee.std_logic_unsigned" for unsigned numbers in the script heading

```
STD_LOGIC: Can hold different values '0', '1', 'Z'(high impedance), '-' (don't care)
STD_LOGIC_VECTOR: Represent a linear array of STD_LOGIC
Use 'TO' or DOWNTO to specify the limits of the bits that the object holds
```

* Example:

SIGNAL X : STD_LOGIC;

SIGNAL X : STD_LOGIC_VECTOR (1 TO 4);

SIGNAL X : STD_LOGIC_VECTOR (7 DOWNTO 0);





- * INTEGER: It is part of the standard VHDL code to represent signed numbers
 - Is designed to be use with arithmetic operators
- * It has 32 bits by default and can represent number from $-(2^{31}-1)$ to $(2^{31}-1)$.
- Integer with fewer bits can be declared using the keyword RANGE

INTEGER: Represent a 32-bit integer type

INTEGER RANGE -L₁ TO L₂

Represent an integer number with fewer bits than 32 determined by L_1 and L_2

Example:

SIGNAL X: INTEGER;

SIGNAL X: INTEGER RANGE -127 TO 127; (8 Bits)

- * BOOLEAN: Only have TRUE ('1') or FALSE ('0') values
- * Example:

SIGNAL X: Boolean;





- ENUMERATION: Signal can only have one of the user defined values
 - Signal is declared as the user defined type

```
TYPE enumeration_type_name IS (name1, name2, ... nameN); SIGNAL X : enumeration_type_name;
```

Example:

```
TYPE State_Type IS (stateA, stateB, stateC); SIGNAL y : State_Type;
```

* Array: used with custom-defined data type specified before

```
TYPE array_type_name IS ARRAY (index_range) OF element_type; SIGNAL array_name : array_type_name [:= initial_values];
```

Example:


```
TYPE Int4 IS ARRAY (1 to 4) OF integer; SIGNAL x : Int4;
```



Arithmetic operators in VHDL Operators & precedence



- * A number of operators are defined in VHDL to perform arithmetic operations (requires the use of IEEE library)
- The arithmetic operators are highlighted



- Binary logical operators: AND, OR, NAND, NOR, XOR, XNOR
- 2. Relational operators: =, /=, <, <=, >, >=
- Shift operators: sll, srl, sla, sra, rol, ror
- 4. Adding operators: +, -, & (concatenation)
- 5. Unary sign operators: +, -,
- **6.** Multiplying operators: *, /, mod, rem
- Miscellaneous operators: not abs **

Note:

- Operators of the same precedence will be evaluated from left to right.
- Bracket will change the precedence of operators.

X AND **Y** OR **Z** AND **M** is not XY + ZM \rightarrow (**X** AND **Y**) OR (**Z** AND **M**)



Statements for arithmetic assignment in VHDL Assignment of variables



The assignment in VHDL is accomplished as follow:

```
    signal_name <= expression;</li>
    i.e If the following signals are defined
        SIGNAL X,Y,S : STD_LOGIC_VECTOR_UNSIGNED (15 DOWNTO 0)
    Addition operation statement : S <= X + Y; (16-bit adder)</li>
    Multiplication operation statement : S <= X * Y; (16-bit multiplier)</li>
```


A special and very important case is assigning constants to variables. In VHDL you can assign values to bits separately or in groups:

```
signal_name <= 'C'; → simple assignment of constant C to signal_name i.e. X <= '1'; signal_name <= "C₀C₁ C₂ ... C<sub>N-1</sub>C<sub>N</sub>"; Multiple assignment of constants C to signal_name. i.e. X <= "1001".
```



Use of the VHDL pre-built arithmetic library







Arithmetic with VHDL: QII LPM library



- Files generated:
 - L4_4_Bit_Adder.qip
 - L4_4_Bit_Adder.vhd (fraction of the code below)

```
LIBRARY ieee;
 USE ieee.std logic 1164.all;
 LIBRARY 1pm;
 USE lpm.all;
ENTITY L4 4 Bit Adder IS
    PORT
       dataa : IN STD LOGIC VECTOR (3 DOWNTO 0);
       datab : IN STD LOGIC VECTOR (3 DOWNTO 0);
       cout : OUT STD LOGIC ;
       overflow : OUT STD LOGIC ;
              : OUT STD LOGIC VECTOR (3 DOWNTO 0)
 END L4 4 Bit Adder;
■ARCHITECTURE SYN OF 14_4_bit_adder IS
    SIGNAL sub_wire0 : STD LOGIC ;
    SIGNAL sub wire1 : STD LOGIC ;
    SIGNAL sub wire2 : STD LOGIC VECTOR (3 DOWNTO 0);
```

- Use component to reuse the VHDL code generated
- Similarly you can generate multiplier, divider circuits




Arithmetic with VHDL: QII LPM library



* 4-bit adder implementation

```
-- Quartus II VHDL- Unsigned 4-bit carry adder
      -- ECE2215 L4
 3
      library ieee;
      use ieee.std logic 1164.all;
    entity L4 4 BIT ADDER is
         port (
                               : in STD LOGIC VECTOR (3 downto 0);
10
                               : in STD LOGIC VECTOR (3 downto 0);
                               : out STD LOGIC;
            carryout
12
                               : out STD LOGIC;
            overflow
13
                               : out STD LOGIC VECTOR (3 downto 0)
14
         );
15
      end entity;
16
    ☐architecture rtl of L4 4 BIT ADDER is
    COMPONENT FOUR BIT ADDER IS
19
         PORT
20
21
                     : IN STD LOGIC VECTOR (3 DOWNTO 0);
            dataa
22
                   : IN STD LOGIC VECTOR (3 DOWNTO 0);
            datab
23
            cout
                     : OUT STD LOGIC ;
            overflow : OUT STD LOGIC ;
25
                        : OUT STD LOGIC VECTOR (3 DOWNTO 0)
            result
26
         );
27
         END COMPONENT:
28
29
      begin
31
         I1: FOUR BIT ADDER PORT MAP (a, b, carryout, overflow, sum);
32
     Lend rtl:
```

Simulation results





Arithmetic with VHDL IEEE Numeric library



- * This is the easiest approach
- * Must include the library in your design as "use ieee.numeric_std.all;"
- * Includes operators for signed and unsigned arithmetic
 - Automatically select the right operation based on type of operands
 - Supported operators: '+', '-', '*', '/', 'rem', 'mod','**', 'abs'
 - Other comparison and converting functions as seen in:
 http://www.csee.umbc.edu/portal/help/VHDL/packages/numeric_std.vhd
 - Also support shifting operations basic gates with signed/unsigned types




Arithmetic with VHDL IEEE Numeric library



Example 1: 8-bit unsigned adder

```
-- L4 Example 1- Eight-bit unsigned adder
      -- ECG 2016
 3
 4
      library ieee;
 5
      use ieee.std logic 1164.all;
      use ieee.numeric std.all;
    entity L4 8bit unsigned adder is
 9
         generic
                                                             z
10
            DATA WIDTH : natural := 8
         );
         port
                   : in unsigned ((DATA WIDTH-1) downto 0);
16
                                  ((DATA WIDTH-1) downto 0);
17
            result : out unsigned ((DATA WIDTH-1) downto 0)
18
         );
19
20
      end entity;
21
     □architecture rtl of L4 8bit unsigned adder is
    ⊟begin
24
25
         result \langle = a + b :
26
27
      end rtl;
```



 All signed numbers are represented in hexadecimal as indicated by the H besides the variable name



Summary



- * We introduced the design of arithmetic using CAD tools.
- * There are two options:
 - Graphical description of arithmetic logic circuits
 - VHDL description of arithmetic logic circuits
- * Both cases have predefined modules in the arithmetic library
 - \Tools\Mega Wizard Plug-in Manager
- We introduced all necessary information regarding VHDL to design arithmetic statements that work with signed and unsigned number representation

* References

- Fundamentals of Digital Logic with VHDL Design 2nd Edition Stephen Brown, Zvonko Vranesic; McGraw-Hill, 2005. Chapter 5, pp. 278-289
- Digital Design; Principles and Practices. Fourth Edition. John F. Wakerly, Prentice Hall, 2006. ISBN 0-13-186389-4. Chapter 5, pp. 256-289