Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Jan. 4, 14:00


Student ID: d10943013 Student Name: 姜承佑


Questions and Discussion

1. Fill in the blanks


Physical category (10%)							
Design Stage	Description	Value					
P&R	Number of DRC violation (ex: 0)	0					
	(Verify -> Verify Geometry)						
	Number of LVS violation (ex: 0)	0					
	(Verify -> Verify Connectivity)						
	Core area (um²)	240412.95					
	Die area (um²)	423440.95					
Prost-layout	Cycle time for Post-layout Simulation						
Gate-level	(ex. 10ns)	6.8ns					
Seimulation	(CA. 10115)						
N/A	Follow your design in HW3?	TA					
	(If not, write down the student ID of the designer)						

2. Attach the snapshot of CCOpt Clock Tree Debugger result, and show the routing result in the layout (10%).





3. Attach the snapshot of your final layout after adding core filler (10%).



4. Show one of the critical paths (reg2reg) after post-route optimization (5%)

8 Path 1: MET Setup Check with Pin mem_mem2/CLK									
9 Endpoint: mem_mem2/A[7] (^) checked with leading edge of 'i_clk'									
10 Beginpoint: ftr_row_reg_0_/Q (^) triggered by leading edge of 'i_clk'									
11 Path Groups: {reg2reg}									
12 Analysis View: av_func_mode_max									
13 Other End Arrival Time 0.316									
•	14 - Setup 0.539								
	15 + Phase Shift 6.800								
16 + CPPR Adjustment 0.000									
17 = Required Time 18 - Arrival Time	6.577 5.619								
19 = Slack Time	0.957								
20 Clock Rise Edge	0.55	0.000							
21 + Source Insertion Delay		-0.321							
22 = Beginpoint Arrival Time	9	-0.321							
23 Timing Path:									
24 +									
25 Pin	Edge	Net	Cell	Delay	Arrival	Required			
26 j		ĺ	ĺ	ĺ	Time	Time			
27	li		 	!	!	 			
28 <mark>i_clk</mark>	^	i_clk			-0.321	0.636			
29 CTS_ccl_a_buf_00024/A	^	i_clk	CLKBUFX16	0.004	-0.317	0.640			
30 CTS_ccl_a_buf_00024/Y	^	CTS_2	CLKBUFX16	0.116	-0.201	0.756			
31 CTS_ccl_a_buf_00019/A	,	CTS_2	CLKBUFX20	0.006	-0.195	0.762			
32 CTS_ccl_a_buf_00019/Y 33 ftr_row_req_0_/CK	^	CTS_4 CTS_4	CLKBUFX20 DFFQX1	0.168	-0.027	0.931			
33 ftr_row_reg_0_/CK 34 ftr_row_reg_0_/Q		CIS_4 ftr_row[0]	DFFQX1	0.014 0.548	-0.013 0.535	0.944 1.492			
35 U1303/A		ftr_row[0]	ADDHXL	0.000	0.535	1.492			
36 U1303/S		n8190	I ADDHXL	0.332	0.867	1.824			
37 U1072/A	^	n8190	CLKINVX1	0.000	0.867	1.824			
38 U1072/Y	v	n8310	CLKINVX1	0.178	1.044	2.002			
39 U1233/A1	v	n8310	OAI22XL	0.000	1.044	2.002			
40 U1233/Y	^	n1065	OAI22XL	0.236	1.280	2.237			
41 U1215/A	i ^ i	n1065	ADDHXL	0.000	1.280	2.237 j			
42 j U1215/S	i ^ i	n8320	ADDHXL	0.286	1.566	2.523 j			
43 j U1079/A	i ^ i	n8320	AND2X1	0.000	1.566	2.523			
44 U1079/Y	i ^ i	n1068	AND2X1	0.197	1.763	2.720			
45 j U1722/B	i ^ i	n1068	ADDFXL	0.000	1.763	2.720			
46 U1722/CO	1 1	n1076	ADDFXL	0.673	2.436	3.393			
47 U1276/CI	^	n1076	ADDFXL	0.000	2.436	3.393			
48 U1276/S	V	n1087	ADDFXL	0.290	2.726	3.684			
49 U1588/B	V	n1087	ADDEXL	0.000	2.726	3.684			
50 U1588/CO 51 U1270/CI	V	n1109 n1109	ADDFXL ADDFXL	0.661 0.000	3.387 3.387	4.345 4.345			
52 U1270/CI	v	n1109	ADDFXL	0.408	3.795	4.343 4.753			
53 U1268/CI	v	n1102	ADDFXL	0.000	3.795	4.753			
54 U1268/S		n1114	ADDFXL	0.484	4.279	5.236			
55 U1748/B	^	n1114	OR2X1	0.000	4.279	5.236			
56 U1748/Y	^	n799	0R2X1	0.236	4.515	5.473			
57 j U1020/A	i ^ i	n799	NAND2X1	0.000	4.515	5.473			
58 j U1020/Y	i v i	n1118	NAND2X1	j 0.072	4.587	j 5.545 j			
59 j U1256/A1	v	n1118	0AI21XL	0.000	4.587	j 5.545 j			
60 U1256/Y	^	n1869	OAI21XL	0.336	4.923	5.881			
61 U1720/A0	^	n1869	A0I21X1	0.000	4.923	5.881			
62 U1720/Y	V	n1915	A0I21X1	0.151	5.074	6.031			
63 j U1721/A	V	n1915	XOR2X1	0.000	5.074	6.031			
64 U1721/Y	^	n1918	X0R2X1	0.149	5.223	6.181			
65 U1719/A0	Â	n1918	A022X4	0.000	5.223	6.181			
66 U1719/Y	Â	mem_addr[7]	A022X4	0.394	5.617	6.575			
67 mem_mem2/A[7] 68 +		mem_addr[7]	sram_256x8	0.002	5.619	6.577			
00 +									

5. Attach the snapshot of timing report for setup time with no timing violation (postroute) (5%).

timeDesign Summary								
Setup views included: av_func_mode_max								
Setup mode	 all	-+ regi	2reg	in2reg	reg2out	+ in2out	default	
TNS (ns): 0.000 0			957 900 9 31	2.048 0.000 0 247	0.651 0.000 0 26	N/A N/A N/A N/A	0.000 0.000 0 0	
+	+ Real				++ Total			
DRVs	Nr nets(te	+ Worst Vio		Nr nets(terms)				
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)		0.000 0.000 0 0		0 (0) 0 (0) 0 (0) 0 (0)			
Density: 14.658% (100.000% with Fillers) Total number of glitch violations: 0								

6. Attach the snapshot of timing report for hold time with no timing violation (postroute) (5%).

timeDesign Summary									
Hold views included: av_func_mode_max									
Hold mode	all	reg2reg	in2reg	reg2out	in2out	default			
WNS (ns): TNS (ns): Violating Paths: All Paths:	0.000 0	0.816 0.000 0 231	3.402 0.000 0 247	4.572 0.000 0 26	N/A N/A N/A N/A	0.000 0.000 0 0			
tt Density: 14.658% (100.000% with Fillers)									

7. Attach the snapshot of DRC checking after routing (5%).

8. Attach the snapshot of LVS checking after routing (5%).

```
******* Start: VERIFY CONNECTIVITY ******
Start Time: Wed Dec 29 00:29:00 2021

Design Name: ipdc
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (653.6600, 647.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary
Found no problems or warnings.
End Summary

End Time: Wed Dec 29 00:29:00 2021
Time Elapsed: 0:00:00.0

******* End: VERIFY CONNECTIVITY ******

Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.1 MEM: 0.000M)
```

9. Attach the snapshot of final area result (5%).