Computer-Aided VLSI System Design

Homework 3: Simple Image Processing and Display Controller

Graduate Institute of Electronics Engineering, National Taiwan University




Goal

- In this homework, you will learn
 - How to synthesis your design
 - How to run gate-level simulation
 - How to use SRAM

Introduction




Image display is a useful feature for the consumer electronics. In this homework, you are going to implement an image display controller with some simple functions. An 16×16 image will be loaded first, and it will be processed with several functions.



Block Diagram





Input/Output



Signal Name	I/O	Width	Simple Description			
i_clk	I	1	Clock signal in the system.			
i_rst_n	I	1	Active low asynchronous reset.			
i_op_valid	I	1	This signal is high if operation mode is valid			
i_op_mode	I	4	Operation mode for processing			
o_op_ready	0	1	Set high if ready to get next operation			
i_in_valid	ı	1	This signal is high if input pixel data is valid			
i_in_data	I	24	Input pixel data (RGB, unsigned) i_in_data [23:16] →R i_in_data [15:8] →G i_in_data [7:0] →B			
o_in_ready	0	1	Set high if ready to get next input data (only valid for i_op_mode = 3'b000)			
o_out_valid	0	1	Set high with valid output data			
o_out_data	0	24	Output pixel data (RGB or YCbCr, unsigned) o_out_data [23:16] \rightarrow R or Y o_out_data [15:8] \rightarrow G or Cb o_out_data [7:0] \rightarrow B or Cr			

Specification(1)



- All inputs are synchronized with the negative edge clock
- All outputs should be synchronized at clock rising edge
- You should reset all your outputs when i_rst_n is low
 - Active low asynchronous reset is used and only once

Specification(2)



- Operations are given by i_op_mode [3:0] when i_op_valid is high
- i_op_valid stays only 1 cycle
- i_in_valid and o_out_valid can't be high in the same time
- i_op_valid and o_out_valid can't be high in the same time
- i_in_valid and o_op_ready can't be high in the same time
- i_op_valid and o_op_ready can't be high in the same time
- o_op_ready and o_out_ready can't be high in the same time

Specification(3)



- Set o_op_ready to high to get next operation (only one cycle)
- o_out_valid should be high for output results
- Latency between i_op_valid and o_op_ready should be less than 1000ns (except i_op_mode = 4'b0000)
- At least one SRAM is implemented in your design


Specification(4)



- Only worst-case library is used for synthesis.
- The synthesis result of data type should NOT include any Latch.
- The slack for setup-time should be non-negative.
- No any timing violation and glitches for the gate level simulation.


Waveform: Loading Image





Waveform: Other Operations





Input Image



The input image is given in raster-scan order

0	1	2	3	• • •	12	13	14	15
16	17	18	19	•••	28	29	30	31
32	33	34	35	•••	44	45	46	47
48	49	50	51	• • •	60	61	62	63

Ц									
	192	193	194	195	•••	204	205	206	207
	208	209	210	211	•••	220	221	222	223
	224	225	226	227	•••	236	237	238	239
	240	241	242	243	•••	252	253	254	255

Operation Modes



Operation Mode i_op_mode	Meaning	Need to display?
4'b0000	Input image loading	No
4'b0100	Origin right shift	Yes
4'b0101	Origin left shift	Yes
4'b0110	Origin up shift	Yes
4'b0111	Origin down shift	Yes
4'b1000	Scale-down	Yes
4'b1001	Scale-up	Yes
4'b1100	Median filter operation	Yes
4'b1101	YCbCr display	Yes
4'b1110	Census transform	Yes


Input Image Loading



- An 16×16×3 image is loaded for 256 cycles in raster-scan order.
- The pixel is in RGB type, and the size of each pixel is 24 bis.
- Raise o_op_ready to 1 after loading all image pixels.
- If o_in_ready is 0, stop input data until o_in_ready is 1.

Origin

- The first output pixel of the display is origin
- The default coordinate of the origin is at 0



Origin Shifting




Origin right shift (i_op_mode = 4'b0100)

0	1	2	3	4]
16	17	18	19	20]
32	33	34	35	36	
48	49	50	51	52]

0	1	2	3	4	•••
16	17	18	19	20	•••
32	33	34	35	36	•••
48	49	50	51	52	•••

 If output of display exceeds the image boundary, retain the same origin point.

11	12	13	14	15
27	28	29	30	31
43	44	45	46	47
59	60	61	62	63



					_
11	12	13	14	15	•••
27	28	29	30	31	•••
43	44	45	46	47	•••
59	60	61	62	63	•••

Image Size



- 3 image sizes are considered in this design
 - 16x16, 8x8, 4x4
- For output display, the display size will change with different image size

Image size	Display size
16 x 16	4 x 4
8 x 8	2 x 2
4 x 4	1 x 1


Scale-down



- Scale down both image size and display size to next level
 - Ex. For image size,
 - 16x16 -> 8x8
 - 8x8 -> 4x4
- If the image size is 4x4, retain the same image size and display size
- Scale down the size with the location of the origin


Example of Scale-down





192	193	194	195	•••	204	205	206	207
208	209	210	211	•••	220	221	222	223
224	225	226	227	•••	236	237	238	239
240	241	242	243	•••	252	253	254	255







i_op_mode 4'b1000


Scale-up



- Scale up both image size and display size to next level
 - Ex. For image size,
 - 4x4 -> 8x8
 - 8x8 -> 16x16
- If the image size is 16x16, retain the same image size and display size
- Scale up the image with the related image when scaling down
- Scale up the size of display with the location of the origin

Example of Scale-up






 If the display region is located furthest to the right, retain the same image size and display size

Median Filter Operation



- For this operation, you have to perform median filtering on the display region
- The filter is a 3x3 kernel. It results in a median of the set of pixel value
- Operate median filtering to R-channel, G-channel, B-channel, separately
- The image needs to be zero-padded for median filter operation
- The values of original pixels will not be changed

Example of Median Filter Operation



YCbCr Display



- For this operation, you have to perform YCbCr transform on the display region
- Estimated YCbCr calculation

$$Y = 0.25R + 0.625G$$

$$Cb = -0.125R - 0.25G + 0.5B + 128$$

$$Cr = 0.5R - 0.375G - 0.125B + 128$$

- For YCbCr, only rounding the result after accumulation, i.e. do not truncate temporal result during shifting
- The values of original pixels will not be changed


Census Transform



- For this operation, you have to perform Census transform on the display region
- The filter is a 3x3 kernel. It identifies the pixels with higher intensity than the center pixel
- Operate Census transform to R-channel, G-channel, B-channel, separately
- The image needs to be zero-padded for Census Transform
- The values of original pixels will not be changed

Example of Census Transform






Output Display



- When output data is ready, the pixels are displayed in rasterscan order
 - For example: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 16 \rightarrow 17 \rightarrow ... \rightarrow 48 \rightarrow 49 \rightarrow 50 \rightarrow 51$



Testbench



```
timescale 1ns/100ps
define CYCLE
                   10.0
                           // CLK period.
                   (CYCLE/2)
define HCYCLE
                   10000000
define MAX CYCLE
define RST DELAY 5
`ifdef tb1
   `define INFILE "./PATTERN/indata1.dat"
   `define OPFILE "./PATTERN/opmode1.dat"
   `define GOLDEN "./PATTERN/golden1.dat"
elsif tb2
    `define INFILE "./PATTERN/indata2.dat"
   `define OPFILE "./PATTERN/opmode2.dat"
   `define GOLDEN "./PATTERN/golden2.dat"
    `define INFILE "./PATTERN/indata0.dat"
   `define OPFILE "./PATTERN/opmode0.dat"
   `define GOLDEN "./PATTERN/golden0.dat"
define SDFFILE "ipdc_syn.sdf"
```

```
// For gate-level simulation only
`ifdef SDF
   initial $sdf_annotate(`SDFFILE, u_ipdc);
   initial #1 $display("SDF File %s were used for this simulation.", `SDFFILE);
endif
```

Pattern







01100110 10100110 01110001 11010101 00100110 01100100 11001100 01111000 11010100 4 00001010 10101101 11100101 00011110 11000100 10100010 6 01000010 01000110 11100110 10101000 00000110 01000010 8 11101111 11010110 11011110 00010101 11111101 111011110 10 00110111 11011111 10101101 11 00001000 00010001 00001100 11111001 10101000 11001101 12 13 01011100 00100000 10001000 14 10000110 10011010 11010100 15 10001111 11101101 00111111 16 01011100 11111100 10001110 01100110 10100110 01110001 17 11010101 00100110 01100100 18

opmode*.dat

```
0000
     0111
     0101
     0110
     0110
     0111
     0100
     0100
     0111
     0100
     0100
     0110
     0101
     0111
     0111
     0111
     0101
     0111
     0100
20
     0110
     0110
```

01_RTL



ipdc.v

```
module ipdc (
                              //Don't modify interface
   input
            i_clk,
   input
            i_rst_n,
   input
               i op valid,
   input [ 3:0] i_op_mode,
   output o_op_ready,
   input
            i in valid,
   input [23:0] i in data,
   output o_in_ready,
   output o_out_valid,
   output [23:0] o out data
```

Run the RTL simulation under 01_RTL folder

```
ncverilog -f rtl_01.f +notimingchecks +access+r +define+tb0
```

tb0, tb1, tb2,tb3

rtl_01.f



rtl_01.f

```
// Simulation: HW3_ipdc
// -----
// testbench
// -----
../00 TESTBED/testbed.v
// memory file
../sram 256x8/sram 256x8.v
././sram_512x8/sram_512x8.v
./sram_4096x8/sram_4096x8.v
// design files
./ipdc.v
```

02_SYN



```
ipdc_dc.sdc
```

```
# operating conditions and boundary conditions #
set cycle 5.0 # modify your clock cycle here #
```

Run the command to do synthesis

```
dc_shell-t -f syn.tcl | tee syn.log
```

03_GATE



Run gate-level simulation under 03_GATE folder

```
ncverilog -f rtl_03.f\
+ncmaxdelays +define+SDF+tb0 +access+r
```

sram_256x8



Pin Description

Pin	Description
A[7:0]	Addresses (A[0] = LSB)
D[7:0]	Data Inputs (D[0] = LSB)
CLK	Clock Input
CEN	Chip Enable
WEN	Write Enable
Q[7:0]	Data Outputs (Q[0] = LSB)
	A[7:0] D[7:0] CLK CEN WEN

SRAM Logic Table

CEN	WEN	Data Out	Mode	Function
Н.	Х	Last Data	Standby	Address inputs are disabled; data stored in the memory is retained, but the memory cannot be accessed for new reads or writes. Data outputs remain stable.
L	L	Data In	Write	Data on the data input bus D[n-1:0] is written to the memory location specified on the address bus A[m-1:0], and driven through to the data output bus Q[n-1:0].
L	Н	SRAM Data	Read	Data on the data output bus Q[n-1:0] is read from the memory location specified on the address bus A[m-1:0].

Submission



Create a folder named studentID_hw3, and put all below files into the folder

rtl_01.f

rtl_03.f

- ipdc.v
- -/ ipdc_syn.v
- ipdc_syn.sdf
- ipdc_syn.ddc
- ipdc_syn.area
- ipdc_syn.timing
- report.txt
- syn.tcl
- all other design files included in your file list (optional)
- Compress the folder studentID_hw3 in a tar file named studentID_hw3_vk.tar (k is the number of version, k =1,2,...)

Grading Policy



Correctness of simulation: 80% (follow our spec)

Pattern	Description	RTL simulation	Gate-level simulation
tb0	Load+ shift	5%	5%
┌─ tb1	Load+ shift + scale	10%	10%
tb2	Load+ shift + filtering	10%	10%
tb3	All operations	10%	10%
hidden	10 hidden patterns	X	10%

- Performance: 20% (correct for all patterns)
 - Performace = Area (μm²)

(Lower number is better performance)

Grading Policy



- Delay submission
 - In one day: (original score)*0.7
 - In two days: (original score)*0.4
 - More than two days: 0 point for this homework
- Lose 3 point for any wrong naming rule or format for submission

Area



ipdc_syn.area

```
Number of ports:
                                           499
Number of nets:
                                          2750
Number of cells:
                                          2145
Number of combinational cells:
                                          1892
Number of sequential cells:
                                           234
Number of macros/black boxes:
                                           3
Number of buf/inv:
                                           423
Number of references:
                                           145
Combinational area:
                                  23700.796189
Buf/Inv area:
                                  3902.322595
Noncombinational area:
                                  7278.451118
Macro/Black Box area:
                                  62429.712891
Net Interconnect area:
                                241921.222900
                                                   93408.960198 µm<sup>2</sup>
Total cell area:
                                  93408.960198
Total area:
                                 222220.102030
```

Report



TAs will run your design with your clock period

report.txt

```
StudentID:

Clock period: (ns)

Area : (um2)
```

DesignWare



Document

```
evince
/home/raid7_4/raid1_1/linux/synopsys/synthesis/cur/dw/doc
/datasheets/*.pdf
```

- Include designware IP in your rtl_01.f for RTL simulation
 - Example

```
// DesignWare
// -----
// ome/raid7_4/raid1_1/linux/synopsys/synthesis/cur/dw/sim_ver/DW_norm.v
```

Change your RTL simulation command

```
ncverilog -f rtl_01.f -incdir
/home/raid7_4/raid1_1/linux/synopsys/synthesis/cur/dw/sim_ver/
+notimingchecks +access+r +define+tb0
```