Computer-Aided VLSI System Design Homework 4: IoT Data Filtering

TA: 羅宇呈 f08943129@ntu.edu.tw Due Tuesday, Dec. 21, 14:00

TA: 李諭奇 d06943027@ntu.edu.tw

Data Preparation

1. Decompress 110_hw4.tar with following command

tar -xvf 1101_hw4.tar

File/Folder	Description
IOTDF.v	Your design.
testfixture.v	Testbench for IOTDF.
pattern1.dat	Input IoT data for f1~f7
f1.dat ~ f7.dat	Output golden for function 1 ~ function 7
.synopsys_dc.setup	Configuration file for DC.
.synopsys_pt.setup	Configuration file for PrimeTime
IOTDF_DC.sdc	Constraint file for synthesis.
pt_script.tcl	PrimeTime power measurement script
runall_rtl	RTL simulation bash file
run_syn	Gate-level simulation bash file


All libraries needed for synthesis, simulation can be found in previous homework.

Only worst-case library is used in this homework.

Introduction

In this homework, you are asked to design a **IoT Data Filtering (IOTDF)**, which can processor large IoT data from the sensors, and output the result in real-time.

Block Diagram




Specifications

1. Top module name: **IOTDF**

2. Input/output description:

Signal Name	I/O	Width	Simple Description	
		1	Clock signal in the system (positive edge trigger).	
clk	I		All inputs are synchronized with the positive edge clock.	
			All outputs should be synchronized at clock rising edge	
rst	I	1	Active high asynchronous reset.	
			Input enable signal.	
	I	1	When busy is low , in_en is turned to high for fetching	
in_en			new data. Otherwise, in_en is turned to low if busy is	
	1		high.	
			If all data are received, in_en is turned to low to the end	
			of the process.	
		8	IoT input signal.	
iot_in	I		Need 16 cycles to transfer one 128-bit data.	
			The number of data is 96 in this homework.	
fn_sel	I	3	Function Select Signal.	
			There are 7 functions supported in IOTDF. For each	
			simulation, only one function is selected for data	
			processing.	

iot_out	0	128	IoT output signal.
	U		One cycle for one data output.
busy		1	IOTDF busy signal
	O		(explained in description for in_en)
valid	0	1	IOTDF output valid signal
		1	Set high for valid output



Design Description

1. The sensor data is a 128-bit unsigned data, which is divided in 16 8-bit partial data for IOTDF fetching. The way for data transferring is as follow. Only 96 data are required to fetch for each function simulation.


127 ····· 120 119 ····· 112				•••••	0
8 bits	8 bits			8 bits	
cycle1	cycle2	•••••		cycle16	

2. Seven functions are asked to design in this homework.

	Fn_sel	Functions
F1	3'b001	Max(N)
F2	3'b010	Min(N)
F3	3'b011	Avg(N)
F4	3'b100	Extract(low < data < high)
F5	3'b101	Exclude(data <low, high<data)<="" td=""></low,>
F6	3'b110	PeakMax(the data is larger than previous output data)
F7	3'b111	PeakMin(the data is smaller than previous output data)


The details of functions are shown in the following: (8*bit for example)

- a. F1: Max(N)
 - Find the largest data in 8 IoT data for each round.




b. F1: Min(N)

- Find the smallest data in 8 IoT data for each round.




c. F3: Avg(N)


- Find the average in 8 IoT data for each round.
- Round down the output if the result is not integer




- d. F4: Extract(low < data < high)
 - Find the data between the known "low" value and the known "high" value.
 - For the home work, the "low" and "high" value are set as follow:
 - Low: 128'h 6FFF FFFF FFFF FFFF FFFF FFFF FFFF
 - High: 128'h AFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF




- e. F5: Exclude(data<low, high<data)
 - Find the data which is smaller than the known "low" value, or larger than the known "high" value.
 - For the home work, the "low" and "high" value are set as follow:
 - Low: 128'h 7FFF FFFF FFFF FFFF FFFF FFFF FFFF
 - High: 128'h BFFF FFFF FFFF FFFF FFFF FFFF FFFF




- f. F6: PeakMax(the data is larger than previous output data)
 - Find the largest data in round_0 first. For the rest of the round, output the data which is larger than previous output data.



- g. F7: PeakMin(the data is smaller than previous output data)
 - Find the smallest round_0 first. For the rest of the round, output the data which is smaller than previous output data.



Timing Diagram



- 1. IOTDF is initialized between T0~T1.
- 2. in en is set to high and start to input IoT data P 00[127:120] if busy is low at T1.
- 3. in en is kept to high and input IoT data P 00[119:112] if busy is low at T2.
- 4. in_en is kept to high and input IoT data P_00[7:0] if busy is low at T3.
- 5. in_en is set to low and IoT data is set to 0 (stop streaming in data) if busy is high at T4.
- 6. There are 16 cycles between T1~T4 for one IoT data. You can set busy to high to stop steaming in data if you want.
- 7. You have to set valid to high if you want to output iot out.

Submission

- 1. Create a folder named **studentID_hw4**, and put all below files into the folder
 - IOTDF.v
 - IOTDF_syn.v
 - IOTDF syn.sdf
 - F1 7.power (power report)
 - report.pdf
 - all other design files included in your design for rtl simulation (optional)

Note: Use lower case for the letter in your student ID. (Ex. r06943027 hw4)

2. Compress the folder studentID hw4 in a tar file named

StudentID hw4 vk.tar (k is the number of version, k = 1,2,...)

```
tar -cvf StudentID_hw4_vk.tar StudentID_hw4
```

TA will only check the last version of your homework.

3. Submit to folder hw4 on FTP server

- IP: 140.112.175.68

- Port: 21

- Account: 1101cvsd student

Password: ilovecvsd

Grading Policy

- 1. TA will use **runall_rtl** and **runall_syn** to run your code at RTL and gate-level simulation.
- 2. TAs will score you design with **Power** and **Time**
 - Time: processing time from simulation (ex. 16590ns below)

```
FSDB Dumper for IUS, Release Verdi3_L-2016.06-SP1-1, Linux, 09/27/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file 'IOTDF_F3.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs, layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
Start to Send IOT Data & Compare ...
P00: ** Correct!! **
P01: ** Correct!! **
P02: ** Correct!! **
P03: ** Correct!! **
P04:
     ** Correct!! **
     ** Correct!! **
     ** Correct!! **
P06:
P07: ** Correct!! **
P08: ** Correct!! **
P09: ** Correct!! **
P10: ** Correct!! **
P11: ** Correct!! **
Congratulations! All data have been generated successfully!
-----PASS-----
Simulation complete via $finish(1) at time 16590 NS + 0
./testfixture.v:227
                        #(`CYCLE/2); $finish;
```

Power: Use below command to analyze the power. (Need to source the following .cshrc file first!) (ex. 0.8994 mW below)

```
Unix% source /usr/cad/synopsys/CIC/primetime.cshrc
Unix% pt_shell -f ./pt_script.tcl
```

```
Internal Switching Leakage
                                                                            Total
                                                                                             %) Attrs
Power Group
                               Power Power Power
                                                                           Power
clock_network 5.462e-04 1.347e-04 1.455e-06 6.824e-04 (75.88%) i register 9.190e-05 4.246e-05 2.589e-05 1.603e-04 (17.82%) combinational 1.589e-05 3.080e-05 1.001e-05 5.670e-05 (6.30%)
                                0.0000 0.0000 0.0000 0.0000 (0.00%)
0.0000 0.0000 0.0000 0.0000 (0.00%)
0.0000 0.0000 0.0000 (0.00%)
sequential
memory
io_pad
                                   0.0000 0.0000 0.0000 0.0000 (0.00%)
black box
  Net Switching Power = 2.080e-04 (23.13%)
Cell Internal Power = 6.540e-04 (72.72%)
  Cell Leakage Power = 3.736e-05 ( 4.15%)
Total Power
                            = 8.994e-04 (100.00%)
X Transition Power = 1.331e-05
Glitching Power = 1.149e-06
Peak Power
                                     0.0857
                              = 15665.999
Peak Time
```

- 3. Different score for different level design
 - Level A: achieve following request and get 90pts
 - a. Function work, and pass all patterns in RTL-simulation
 - b. Finish synthesis, and pass all patterns in gate-level simulation
 - c. Your performance score is less than 80000
 - d. Cycle time for gate-level simulation is less than 100ns

Score for performance to be considered:

```
Score = Power1 × Time1 + Power2 × Time2 + ... + Power7 × Time7
Unit: power(mW), Time(ns)
```

- Level B: achieve following request and get 80pts
 - a. Function work, and pass all patterns in RTL-simulation
 - b. Finish synthesis, and pass all patterns in gate-level simulation
 - c. Your performance score is less than 100000
 - d. Cycle time for gate-level simulation is less than 100ns
- Level C: achieve following request and get 70pts
 - a. Function work, and pass all patterns in RTL-simulation
 - b. Finish synthesis, and pass all patterns in gate-level simulation
 - c. Your performance score is more than 100000
 - d. Cycle time for gate-level simulation is less than 100ns
- Level D: achieve following request and get 60pts
 - a. Function work, and pass all patterns in RTL-simulation
 - b. Finish synthesis, but fail at least one pattern in gate-level simulation
- <u>Level E</u>: achieve following request and get **50pts**
 - a. Fail at least one pattern in RTL-simulation
- 4. Report: 10pts

Reference

[1] IC Design Contest, 2019.