# Computer-Aided VLSI System Design Lab1: 4-Bit ALU with 2 Instructions

TA: 杜承諺 R09943020@ntu.edu.tw

#### Introduction

The Arithmetic logic unit (ALU) is one of the components of a computer processor. The ALU has math, logic, and some designed operations in the computer. In this lab, you will learn:

- 1. A synthesizable Verilog HDL code of ALU and the corresponding test bench.
- 2. How to run NC-Verilog simulator?

## **Data Preparation**

- 1. Upload your files (Lab1.tar) to your work directory by FTP.
- 2. Decompress Lab1.tar with following command:

tar -xvf Lab1.tar

3. Lab1 files are shown as below:


Files/Folder	Description
Lab1_alu.v	RTL code for this ALU
Lab1_test_alu.v	Test bench for this ALU
Lab1_alu_run.f	Command-line file
Lab1_test_alu_file.v	Test bench with file I/O
program.txt	Input stimulus
program_out.txt	Correct answers

# **Environment Setup**

1. Source the default **cshrc** file:

source /usr/cadence/cshrc

### **Module Description**



This RTL describes a simple ALU with two 4-bit input signals and 2instructions. One instruction is summation, and the other one is subtraction.

1. Type this command to enter Lab1 directory:

#### cd 110\_1

2. View the ALU module by the following command. (You can also modify the file by this editor)

#### gedit Lab1\_alu.v &

3. Your module looks like this

```
module ALU(alu_out,instruction,inputA,inputB,clk,reset);
output [3:0] alu_out;
input [3:0] inputA,inputB;
input instruction;
input clk,reset;
```

...

# **Correct Syntax Error by NC-Verilog**

1. Type this command:

```
ncverilog Lab1_alu.v
```

NC-Verilog will report one error because the signal X is not declared. Please help to add the declaration for the file Lab1\_alu.v.

2. Correct the code by declaration of the signal X:

• Declare signal X:

```
reg [3:0] alu_out;
reg [3:0] X; // add this line
```

3. Redo step. 1, and no error occurs now.

## Run Simulation with a test bench by NC-Verilog

In this lab, we use file I/O to run the simulation, you can find out how test bench works with file I/O by open Lab1\_test\_alu\_file.v and view the following two lines:

```
$ readmemb("program.txt", program);  // Input stimulus
$ readmemb("program_out.txt", answer);  // Correct answers
```

Type this command

```
ncverilog Lab1_test_alu_file.v Lab1_alu.v
```

- 1. 224 errors are found after simulation. Please read the file alu\_out.txt to find out what happens. Please modify the file Lab1\_alu.v to fix these errors.
  - Correct the computing error:

```
If (!instruction)

X=inputA+inputB;

else

X=inputA-inputB;
```

- 2. Run the command in step 1 again. The simulation result is correct now.
- 3. Instead of the command in step 1, you can also use the command-line file to run simulation by typing this command

```
ncverilog -f Lab1_alu_run.f
```

## **Checkpoints**

Please check with TAs before leaving this lab to make sure the following goals are accomplished and to get credits.

- 1. Please fix the declaration error.
- 2. Please fix the simulation errors.
- 3. Show your console:

```
[d06027@cad29 110_1]; ncverilog Lab1_test_alu_file.v Lab1_alu.v
ncverilog: 15.20-5084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
Recompiling... reason: file './Lab1_alu.v' is newer than expected.
         expected: Tue Oct 12 01:28:39 2021
         actual: Tue Oct 12 01:29:39 2021
file: Labl_alu.v
         module worklib.ALU:v
                 errors: 0, warnings: 0
Caching library 'worklib'
         Elaborating the design hierarchy:
         Building instance overlay tables:
         Generating native compiled code:
                  worklib.ALU:v <0x34f71949>
                          streams: 3, words:
         Building instance specific data structures.
         Loading native compiled code:
                                                           ..... Done
         Design hierarchy summary:
                                       Instances
                                                  Unique
                  Modules:
                                               15
                  Registers:
                                                        15
                                               3
                  Scalar wires:
                  Vectored wires:
                  Always blocks:
                                                         3
                  Initial blocks:
                                                         1
                                                         2
                  Pseudo assignments:
                  Simulation timescale: 100ps
 *Verdi* Loading libsscore ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Congratulations!! Your Verilog Code is correct!!
Simulation complete via $finish(1) at time 10260 NS + 0
./Lab1_test_alu_file.v:72
                               #10 $finish;
ncsim> exit
```

#### **Submission**

- 1. Due Tuesday, Oct. 12, 19:00
- 2. Take the snapshot of the result shown in previous section and named with the format, **studentID lab1**

```
Note1: Use lower case for the letter in your student ID. (Ex. d06943027_lab1) Note2: TA will only check the last version of your result.
```

# 3. Submit to FTP

- IP: 140.112.175.68

- Port: 21

- Account: 1101cvsd\_student

- Password: ilovecvsd