

## Computer-Aided VLSI System Design

### Lab4: Synthesis Lab: Design Compiler

TA: 林禹丞 r09943001@ntu.edu.tw

#### Introduction

In this lab, you will learn:

1. Basic concept about synthesis
2. How to use Synopsys Design Compiler (in text mode)

#### Environmental Setup

1. Make sure you can run design compiler.

```
source /usr/cad/synopsys/CIC/synthesis.cshrc
```

2. Make a working directory

```
mkdir synthesis_lab
```

```
cd synthesis_lab
```

#### Copy Files from NTU Cool

1. Upload all the files downloaded from NTU Cool to your working directory (Lab4.zip)
2. Check if you have these files

Files/Folder	Description
Lab4_test_alu.v	The testbench of the design file (ALU)
Lab4_alu.v	The source design file (ALU)

#### Synopsys Design Compiler

1. Check the search path and library is set as the following:

```
set company "CIC"
set designer "Student"
set search_path {CAD_path/CBDK013_TSMC_Artisan/CIC/SynopsysDC/db \
/home/raid7_2/course/cvsg/CBDK_IC_Constest/CIC/SynopsysDC/lib \
/home/raid7_2/course/cvsg/CBDK_IC_Constest/CIC/SynopsysDC/db \
$search_path}
set link_library "typical.db slow.db fast.db dw_foundation.sldb"
set target_library "typical.db slow.db fast.db"
set symbol_library "generic.sdb"
set synthetic_library "dw_foundation.sldb"
```

- The function of Lab4\_alu.v is from your previous Lab. We will try to use this sample and practice Synopsys synthesis tool step by step. We will show the text-mode with the strings in the text blocks.
- Check the RTL simulation.

```
ncverilog Lab4_test_alu.v Lab4_alu.v
```

- Build your working directory by yourself, copy all files and start up text mode.

```
dc_shell
```

- Load file with the following command:

```
read_file -format verilog {./Lab4_alu.v}
```

```
dc_shell> read_file -format verilog {./Lab4_alu.v}
```

- Check the log information. If any error or warning message, you have to fix it! After that, checking all the registers are flip-flop type. You have to modify your verilog code, if there is the latch in your circuit!

Register Name	Type	Width	Bus	MB	AR	AS	SR	SS	ST
reg_B_reg	Flip-flop	8	Y	N	Y	N	N	N	N
reg_ins_reg	Flip-flop	4	Y	N	Y	N	N	N	N
alu_out_reg	Flip-flop	8	Y	N	Y	N	N	N	N
reg_A_reg	Flip-flop	8	Y	N	Y	N	N	N	N

Presto compilation completed **successfully**.

- Write out the current design and check if each macro is mapped as you expect.

```
write -format verilog -hierarchy -output ALU_GTECH.v
```

```
ALU_GTECH.v
118 reg_A[1]), .synch_clear(1'b0), .synch_preset(1'b0), .synch_toggle(1'b0), .synch_enable(1'b1) );
119 \**SEQGEN** \reg_A_reg[0] ( .clear(N8), .preset(1'b0), .next_state(
120 inputA[0]), .clocked_on(clk), .data_in(1'b0), .enable(1'b0), .Q(
121 reg_A[0]), .synch_clear(1'b0), .synch_preset(1'b0), .synch_toggle(1'b0), .synch_enable(1'b1) );
122 GTECH_AND2 C88 ( .A(N19), .B(N20), .Z(N22) );
123 GTECH_AND2 C89 ( .A(N22), .B(N21), .Z(N23) );
124 GTECH_OR2 C91 ( .A(reg_ins[2]), .B(reg_ins[1]), .Z(N24) );
125 GTECH_OR2 C92 ( .A(N24), .B(N21), .Z(N25) );
126 GTECH_OR2 C95 ( .A(reg_ins[2]), .B(N20), .Z(N27) );
127 GTECH_OR2 C96 ( .A(N27), .B(reg_ins[0]), .Z(N28) );
128 GTECH_OR2 C100 ( .A(reg_ins[2]), .B(N20), .Z(N30) );
129 GTECH_OR2 C101 ( .A(N30), .B(N21), .Z(N31) );
130 GTECH_OR2 C104 ( .A(N19), .B(reg_ins[1]), .Z(N33) );
131 GTECH_OR2 C105 ( .A(N33), .B(reg_ins[0]), .Z(N34) );
132 GTECH_AND2 C107 ( .A(reg_ins[2]), .B(reg_ins[0]), .Z(N36) );
133 GTECH_AND2 C108 ( .A(reg_ins[2]), .B(reg_ins[1]), .Z(N37) );
134 ADD_UN5_OP add_42 ( .A(reg_A), .B(reg_B), .Z({N46, N45, N44, N43, N42, N41,
135 N40, N39}));
136 SUB_UN5_OP sub_43 ( .A(reg_A), .B(reg_B), .Z({N54, N53, N52, N51, N50, N49,
137 N48, N47}));
```

How many “GTECH\_OR2” are there after HDL translation? \_\_\_\_\_

6. Specify the clock as period 10ns. (100 MHz). We also set “**don’t touch network**” and “**fixhold**” attributes.

```
create_clock -name "clk" -period 10 -waveform {"0" "5"} {"clk"}
set_dont_touch_network [find clock clk]
set_fix_hold clk
```

7. And then type in following command to change the wire load model:

```
set_operating_conditions "typical" -library "typical"
set_wire_load_model -name "ForQA" -library "typical"
set_wire_load_mode "segmented"
```

8. Set operating environment, including input delay and output delay attributes

```
set_input_delay -clock clk 2.5 inputA[*]
set_input_delay -clock clk 3.8 inputB[*]
set_input_delay -clock clk 4.5 instruction[*]
set_input_delay -clock clk 5.2 reset
set_output_delay -clock clk 8 alu_out[*]
```

9. Set design constraints, including max area, max fanout and max transition.

```
set_boundary_optimization "*"
set_fix_multiple_port_nets -all -buffer_constant
set_max_area 0
set_max_fanout 8 ALU
set_max_transition 1 ALU
```

10. Checks the current design for consistency.

```
check_design
```

```
*****
check_design summary:
Version:    N-2017.09-SP2
Date:      Thu Oct 24 20:01:31 2019
*****
```

Name	Total
Cells	2
Cells do not drive (LINT-1)	2

```
Warning: In design 'ALU', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C201' does not drive any nets. (LINT-1)
1
```

10. Start to perform optimization of ALU

```
compile -map_effort medium
```

The mapping details will be displayed on the console.

```

Beginning Pass 1 Mapping
-----
Processing 'ALU'

Updating timing information
Information: Updating design information... (UID-85)

Beginning Implementation Selection
-----
Processing 'ALU_DW01_sub_0'
Processing 'ALU_DW01_add_0'

Beginning Mapping Optimizations (Medium effort)
-----
Loading db file '/home/raid7_2/course/cvcd/CBDK_IC_Constest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvcd/CBDK_IC_Constest/CIC/SynopsysDC/db/fast.db'

```

11. Few seconds later, we will get our gate level circuit. We must to check our circuit met our conditions or not at first. And we can report timing with following command. and to generate the *ALU.timing* file to record the timing information of optimized design.

```
report_timing -path full -delay max -max_paths 1 -nworst 1 > ALU.timing
```

Check the slack is positive (meet the timing constraint) or negative.

```

=====
== The following is timing report.
=====
*****
Report : timing
-path full
-delay max
-max_paths 1
-sort by group
Design : ALU
Version: G-2012.06
Date : Tue Oct 27 13:20:37 2015
*****

Operating Conditions: typical Library: typical
Wire Load Model Mode: segmented

Startpoint: alu_out_reg[0]
(rising edge-triggered flip-flop clocked by clk)
Endpoint: alu_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Des/Clust/Port  Wire Load Model  Library
-----
ALU             ForQA          typical

Point          Incr      Path
-----
clock clk (rise edge)          0.00      0.00
clock network delay (ideal)    0.00      0.00
alu_out reg[0]/CK (DFFRX1)     0.00      0.00 r
alu_out reg[0]/Q (DFFRX1)     0.28      0.28 f
alu_out[0] (out)              0.00      0.28 f
data arrival time                                0.28

clock clk (rise edge)          10.00     10.00
clock network delay (ideal)    0.00     10.00
output external delay         -8.00      2.00
data required time                                2.00

data required time                                2.00
data arrival time                               -0.28
-----
slack (MET)                                1.72

```

**Slack is Positive!!**

12. We can also report power with the following command, and to generate the *ALU.power* file to record the power consumption of optimized design.

```
report_power > ALU.power
```

```

=====
== The following is power report.
=====
*****
Report : power
       -analysis_effort low
Design : ALU
Version: G-2012.06
Date   : Tue Oct 27 13:27:36 2015
*****

Library(s) Used:
    typical (File:
/home/raid2_2/course/cvstd/CBDR_IC_Contest/CIC/SynopsysDC/db/typical.db)

Operating Conditions: typical Library: typical
Wire Load Model Mode: segmented

Design      Wire Load Model      Library
-----
ALU          ForQA              typical

Global Operating Voltage = 1.2
Power-specific unit information :
  Voltage Units = 1V
  Capacitance Units = 1.000000pf
  Time Units = 1ns
  Dynamic Power Units = 1mW (derived from V,C,T units)
  Leakage Power Units = 1pW

Cell Internal Power = 81.6075 uW (94%)
Net Switching Power = 5.3657 uW (6%)
-----
Total Dynamic Power = 86.9732 uW (100%)
Cell Leakage Power = 441.1685 nW

```

13. We can also report area with the following command, and to generate the ALU.area file to record the area of optimized design.

```
report_area -nosplit > ALU.area
```

```

=====
== The following is area report.
=====
*****
Report : area
Design : ALU
Version: G-2012.06
Date   : Tue Oct 27 13:31:35 2015
*****

Library(s) Used:
    typical (File:
/home/raid2_2/course/cvstd/CBDR_IC_Contest/CIC/SynopsysDC/db/typical.db)

Number of ports:          30
Number of nets:          140
Number of cells:          83
Number of combinational cells: 53
Number of sequential cells: 28
Number of macros:         0
Number of buf/inv:        6
Number of references:     14

Combinational area:      1003.163413
Noncombinational area:   903.016769
Net Interconnect area:   18.000000

Total cell area:         1906.180182
Total area:              1924.180182

```

14. If the result is met your requirement, Synthesis is ending. Then, we must export the design to a file. It will save the all the settings and results in **ALU.ddc**).

```
write -hierarchy -format ddc
```

15. We can also generate a file to store all design constraints we've set.

```
write_sdc ALU.sdc
```

16. Finally, to save the timing information, you have to type the following command in the command line. That will generate the timing information of this design.

```
write_sdf -version 2.1 ALU.sdf
```

17. You should also write gate-level netlist for gate-level simulation.

```
write -format verilog -hierarchy -output ALU_syn.v
```

18. For verilog gate-level simulation, you may add

```
$sdf_annotate("ALU.sdf", my_alu);
```

in initial block in your test bench to use timing information for simulation.

19. Run the gate-level simulation in the command line

```
ncverilog Lab4_test_alu.v ALU_syn.v -v  
/home/raid7_2/course/cvsc/CBDK_IC_Constest/CIC/Verilog/tsmc13_neg.v
```

Show that sdf pathdelays annotation is 100%.

```
Annotation completed with 0 Errors and 92 Warnings  
SDF statistics: No. of Pathdelays = 524 Annotated = 100.00% -- No. of Tchecks = 168 Annotated = 100.00
```

	Total	Annotated	Percentage
Path Delays	524	524	100.00
\$width	84	84	100.00
\$setuphold	84	84	100.00

Show your gate-level simulation results.

```
ncsim> run  
  
Congratulations!! Your Verilog Code is correct!!  
  
Simulation complete via $finish(1) at time 6558735 NS + 0  
./Lab4_test_alu.v:120 #10 $finish;
```

## Checkpoints

Please check with TAs before leaving this lab to make sure the following goals are accomplished and to get credits.

1. Answer the question: How many "GTECH\_OR2" are there after HDL translation? \_\_\_\_
2. Snapshots "sdf pathdelays annotation is 100%". (The snapshot must contain your account name)

```

b_43.U2_7 of module XOR3X1 <./ALU.sdf, line 2144>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge A) Y) of instance test_alu.my_alu.su
b_43.U2_7 of module XOR3X1 <./ALU.sdf, line 2145>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge B) Y) of instance test_alu.my_alu.su
b_43.U2_7 of module XOR3X1 <./ALU.sdf, line 2150>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge B) Y) of instance test_alu.my_alu.su
b_43.U2_7 of module XOR3X1 <./ALU.sdf, line 2151>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (posedge C) Y) of instance test_alu.my_alu.su
b_43.U2_7 of module XOR3X1 <./ALU.sdf, line 2154>.
ncelab: *W,SDFNEP: Unable to annotate to non-existent path (IOPATH (negedge C) Y) of instance test_alu.my_alu.su
b_43.U2_7 of module XOR3X1 <./ALU.sdf, line 2155>.
Annotation completed with 0 Errors and 92 Warnings
SDF statistics: No. of Pathdelays = 524 Annotated = 100.00% -- No. of Tchecks = 168 Annotated = 100.00
%
          Path Delays          Total          Annotated          Percentage
          $width                84                84                100.00
          $setuphold            84                84                100.00
Building instance overlay tables: Done

```

3. Snapshots “your gate-level simulation results”. (The snapshot must contain your account name)

```

streams: 0, words: 0
worklib.test_alu.v <0x14f5a169>
streams: 4, words: 14788
Building instance specific data structures.
Loading native compiled code: ..... Done
Design hierarchy summary:
      Instances  Unique
Modules:         111    21
UDPs:             28     1
Primitives:      332     8
Timing outputs:  138    12
Registers:       38    12
Scalar wires:    172     -
Expanded wires:   20     3
Always blocks:    1     1
Initial blocks:   1     1
Pseudo assignments: 2     2
Timing checks:   252    35
Interconnect:    334     -
Delayed tcheck signals: 84    32
Simulation timescale: 1ps
Writing initial simulation snapshot: worklib.test_alu.v
Loading snapshot worklib.test_alu.v ..... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run

Congratulations!! Your Verilog Code is correct!!

Simulation complete via $finish(1) at time 6558735 NS + 0
./Lab4_test_alu.v:120 #10 $finish;
ncsim> exit
[r09001@cad29 Lab4]$

```

## Submission

1. **Due Tuesday, Nov. 9, 23:59**
2. For the first question, type **the number** in the “answer.txt” file.
3. For the second and third question, save the snapshot into “q2.jpg” and “q3.jpg”.
4. Create a folder named **studentID\_lab4**, and put all results into the folder  
 Note1: Use **lower case** for the letter in your student ID. (Ex. d06943027\_lab4)  
 Note2: The folder will **contain three files**, “answer.txt”, “q2.jpg” and “q3.jpg”.
5. Compress the folder **studentID\_lab4** in a **tar file (or zip file)** named **studentID\_lab4\_vk.tar (or .zip)** (*k* is the number of version, *k* = 1,2,...)  
 Note3: TA will only check the last version of your result.

6. Submit to FTP
  - IP: 140.112.175.68
  - Port: 21
  - Account: 1101cvsd\_student
  - Password: ilovecvsd