Computer-Aided VLSI System Design Homework 3: Simple Image Processing and Display Controller

TA: 李諭奇 d06943027@ntu.edu.tw Due Tuesday, Dec. 07, 14:00

TA: 羅宇呈 f08943129@ntu.edu.tw

Data Preparation


1. Decompress 1101_hw3.tar with following command

tar -xvf 1101_hw3.tar


Folder	File	Description			
00_TESTBED	testbed_temp.v	Testbench template			
	Indata*.dat	Input image data			
00_TESTBED/	opmode*.dat	Pattern of operation mode			
PATTERN/	golden*.dat	Golden data of display image			
	ipdc.v	Your design			
	rtl_01.f	File list for rtl simulation			
01_RTL	01_run	NCVerilog command			
	99_cleaan_up	Command to clean temporary data			
	syn.tcl	Script for synthesis			
02_SYN	ipdc_dc.sdc	Constraint file for synthesis			
	02_run.dc	Command for DC			
	rtl_03.f	File list for gate-level simulation			
03_GATE	03_run	NCVerilog command for gate-level simulation			
	99_cleaan	Command to clean temporary data			
	sram_****x8.v	SRAM design file			
****	sram_****x8_slow_syn.db	Synthesis model			
sram_****x8 -	sram_****x8_slow_syn.lib	Timing and power model			
	sram_****x8.pdf	Datasheet for SRAM			
top	report.txt	Design report form			

Introduction

Image display is a useful feature for the consumer electronics. In this homework, you are going to implement an image display controller with some simple functions. A 16×16 image will be loaded first, and it will be processed with several functions.



Block Diagram



Specifications

- 1. Top module name: **ipdc**
- 2. Input/output description:


Signal Name	I/O	Width	Simple Description			
i_clk	I	1	Clock signal in the system.			
i_rst_n	I	1	Active low asynchronous reset.			
i_op_valid	I	1	This signal is high if operation mode is valid			
i_op_mode	I	4	Operation mode for processing			
o_op_ready	О	1	Set high if ready to get next operation			
i_in_valid	I	1	This signal is high if input pixel data is valid			
			Input pixel data (RGB, unsigned)			
i in data	т	24	i_in_data [23:16] →R			
i_in_data	Ι	24	i_in_data [15:8] →G			
			i_in_data [7:0] →B			

a im maady		1	Set high if ready to get next input data (only valid for
o_in_ready	U	1	i_op_mode = 4'b0000)
o_out_valid	О	1	Set high with valid output data
			Output pixel data (RGB or YCbCr, unsigned)
a aut data		24	o_out_data [23:16] \rightarrow R or Y
o_out_data	U	24	o_out_data [15:8] \rightarrow G or Cb
			o_out_data [7:0] →B or Cr

- 3. All inputs are synchronized with the **negative** edge clock.
- 4. All outputs should be synchronized at clock **rising** edge.
- 5. You should reset all your outputs when i_rst_n is **low**. Active low asynchronous reset is used and only once.
- 6. Operations are given by i_op_mode [3:0] when i_op_valid is **high**.
- 7. i op valid stays only 1 cycle.
- 8. i in valid and o op ready can't be high in the same time.
- 9. i_op_valid and o_op_ready can't be **high** in the same time.
- 10. i_in_valid and o_out_valid can't be **high** in the same time.
- 11. i_op_valid and o_out_valid can't be **high** in the same time.
- 12. o_op_ready and o_out_valid can't be **high** in the same time.
- 13. Set o op ready to high to get next operation (only one cycle).
- 14. o out valid should be **high** for valid output results.
- 15. At least one SRAM is implemented in your design.
- 16. Latency between i_op_valid and o_op_ready should be less than 1000ns (except i_op_mode = 4'b0000)
- 17. Only worst-case library is used for synthesis.
- 18. The synthesis result of data type should **NOT** include any **Latch**.
- 19. The slack for setup-time should be **non-negative**.
- 20. No any timing violation and glitches for the gate level simulation.

Design Description

1. The input image is given in raster-scan order.



2. When output data is ready, the pixels are displayed in **raster-scan** order.

(For example: $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 16 \rightarrow 17 \rightarrow ... \rightarrow 48 \rightarrow 49 \rightarrow 50 \rightarrow 51$)

0	1	2	3		12	13	14	15
16	17	18	19		28	29	30	31
32	33	34	35		44	45	46	47
48	49	50	51		60	61	62	63
192	193	194	195	•••	204	205	206	207
208	209	210	211		220	221	222	223
224	225	226	227		236	237	238	239
240	244	242	242		252	253	254	255

3. The first output pixel of the display is **origin**. The default coordinate of the origin is at 0.

Origin ←	0	1	2	3	•••	12	13	14	15
	16	17	18	19	•••	28	29	30	31
	32	33	34	35		44	45	46	47
	48	49	50	51		60	61	62	63
_									
	192	193	194	195	•••	204	205	206	207
	208	209	210	211	•••	220	221	222	223
	224	225	226	227	•••	236	237	238	239
	240	241	242	243	•••	252	253	254	255

4. The followings are the operation modes you need to design for this homework:

Operation Mode i_op_mode	Meaning	Need to display?
4'b0000	Input image loading	No
4'b0100	Origin right shift	Yes
4'b0101	Origin left shift	Yes
4'b0110	Origin up shift	Yes
4'b0111	Origin down shift	Yes
4'b1000	Scale-down	Yes
4'b1001	Scale-up	Yes
4'b1100	Median filter operation	Yes
4'b1101	YCbCr display	Yes
4'b1110	Census transform	Yes

5. Input image loading:

- An 16×16×3 image is loaded for 256 cycles in **raster-scan** order.
- The pixel is in RGB type, and the size of each pixel is 24 bits.
- Raise o op ready to 1 after loading all image pixels.
- If o_in_ready is 0, stop input data until o_in_ready is 1.

6. Origin shifting:

- EX. Origin right shift (i_op_mode = 4'b0100).

0	1	2	3	4			0	1	2	3	4	
16	17	18	19	20		1	L6	17	18	19	20	
32	33	34	35	36	•••	3	32	33	34	35	36	
48	49	50	51	52		4	18	49	50	51	52	

- If output of display exceeds the image boundary, retain the same origin point.

					_							_
11	12	13	14	15			11	12	13	14	15	
27	28	29	30	31			27	28	29	30	31	•••
43	44	45	46	47		i_op_mode	43	44	45	46	47	•••
59	60	61	62	63	•••	4'b0100	59	60	61	62	63	


7. Image size:

- 3 image sizes are considered in this design: 16x16, 8x8, 4x4
- For output display, the display size will change with different image size

Image size	Display size
16 x 16	4 x 4
8 x 8	2 x 2
4 x 4	1 x 1


8. Scale-down:

- Scale down both image size and display size to next level
 - \blacksquare Ex. For image size, 16x16 -> 8x8, 8x8 -> 4x4
- If the image size is 4x4, retain the same image size and display size
- Scale down the size with the location of the origin




9. Scale-up:

- Scale up both image size and display size to next level
 - **E**x. For image size, 4x4 -> 8x8, 8x8 -> 16x16
- If the image size is 16x16, retain the same image size and display size
- Scale up the image with the related image when scaling down
- Scale up the size of display with the location of the origin
- If the display region is located furthest to the right, retain the same image size and display size



10. Median filter operation:

- For this operation, you have to perform median filtering on the display region.
- The filter is a 3x3 kernel. It results in a median of the set of pixel value.
- Operate median filtering to R-channel, G-channel, B-channel, separately.
- The image needs to be zero-padded for median filter operation.
- The values of original pixels will not be changed.



11. YCbCr display:

- For this operation, you have to perform YCbCr transform on the display region.
- Estimated YCbCr calculation
 - = Y = 0.25R + 0.625G
 - \Box C_b = -0.125R 0.25G + 0.5B + 128
 - \Box Cr = 0.5R 0.375G 0.125B + 128
- For YCbCr, only **rounding** the result after accumulation, i.e. do not truncate temporal result during shifting
- The values of original pixels will not be changed


12. Census Transform:

- For this operation, you have to perform Census transform on the display region.
- The filter is a 3x3 kernel. It identifies the pixels with higher intensity than the center pixel.
- Operate Census transform to R-channel, G-channel, B-channel, separately.
- The image needs to be zero-padded for Census Transform.
- The values of original pixels will not be changed.


	0	0	0		81	44	10
"00011100"	1	X	1	→	243	181	214
	0	0	1		181	9	239

Sample Waveform

1. Load Image Data (i_op_mode = 0)



2. Other operations



Submission

- 1. Create a folder named **studentID** hw3, and put all below files into the folder
 - ipdc.v
 - ipdc syn.v
 - ipdc_syn.sdf
 - ipdc_syn.ddc
 - ipdc_syn.area
 - ipdc_syn.timing
 - report.txt
 - syn.tcl
 - rtl_01.f
 - rtl_03.f
 - all other design files included in your design (optional)

Note: Use **lower case** for the letter in your student ID. (Ex. r06943027_hw3)

2. Compress the folder studentID_hw3 in a tar file named studentID_hw3_vk.tar (k is the number of version, k = 1, 2, ...)

TA will only check the last version of your homework.

Note: Use **lower case** for the letter in your student ID. (Ex. r06943027_hw3_v1)

3. Submit to folder **HW3** on FTP server

- IP: 140.112.175.68

- Port: 21

- Account: 1101cvsd student

- Password: ilovecvsd

Grading Policy

- 1. TA will run your code with following format of commands.
 - a. RTL simulation (under **01 RTL**)

b. Gate-level simulation (under **03 GATE**)

2. Correctness of simulation: 80% (follow our spec)

Pattern	Description	RTL simulation	Gate-level simulation
tb0	Load + shift	5%	5%
tb1	Load + shift +scale	10%	10%
tb2	Load + shift + filtering	10%	10%
tb3	All operations	10%	10%
hidden	10 hidden patterns	х	10%

- 3. Performance: 20% (correct for all patterns)
 - Area (μm²)
 - (Lower number is better performance)
- 4. Delay submission
 - In one day: (original score)*0.7
 - In two days: (original score)*0.4
 - More than two days: 0 point for this homework
- 5. Lose **3 point** for any wrong naming rule or format for submission.
 - Don't compress all homework folder and upload to FTP server.

DesignWare

1. Document

```
evince
/home/raid7_4/raid1_1/linux/synopsys/synthesis/cur/dw/doc/datasheets/*.pdf
```

2. Include designware IP in your **rtl_01.f** for RTL simulation Example:

```
// DesignWare
// -----
/home/raid7_4/raid1_1/linux/synopsys/synthesis/cur/dw/sim_ver/DW_norm.v
```

3. Change your RTL simulation command

```
ncverilog -f rtl_01.f -incdir
/home/raid7_4/raid1_1/linux/synopsys/synthesis/cur/dw/sim_ver/
+notimingchecks +access+r +define+tb0
```