

**Computer Architecture**  
**CE/CS-321/330**

**Final Project Report**

**RISC V Processor**



**Group Members**

Afeera Umair au08735

Mikaal Imam mi08753

Emaan Naveed Sheikh es09163

**Instructor**

Saima Shaheen

# Contents

## 1 Introduction

- 1.1 Objective
- 1.2 Sorting Algorithm

## 2 Tasks

### 2.1 Task 1

- 2.1.1 RISC V Implementation (Single Cycle)
- 2.1.2 Changes
- 2.1.3 Waveform

### 2.2 Task 2

- 2.2.1 Pipelined RISC V Processor
- 2.2.2 Changes
- 2.2.3 Waveform

### 2.3 Task 3

- 2.3.1 Handling Data Hazards
- 2.3.2 Changes
- 2.3.3 Waveform

### 2.4 Task 4

- 2.4.1 Performance Comparison

## 3 Challenges

## 4 Task Division

## 5 Appendix

- A: Bubble Sort Code
- B: Codes for Task 1
- C: Codes for Task 2
- D: Codes for Task 3

# 1) Introduction

## 1.1 Objective

The objective of this project is to design and implement a **5-stage pipelined RISC-V processor** that can execute an array sorting algorithm. The project involves converting a previously built **single-cycle processor** into a pipelined one. This pipelined architecture allows instructions to overlap in execution through stages: Fetch, Decode, Execute, Memory, and Write Back.

To test the processor's functionality, we selected the **Bubble Sort algorithm**, a straightforward sorting method well-suited for verifying control flow and data dependencies in the pipeline. All relevant codes can be found in the Appendix at the end of the report.

### 1.11 Sorting Algorithm

We used the bubble sort algorithm to sort our array. We wrote the code and tested it on <https://venus.kvakil.me/>

## 2) Tasks

### 2.1 Task 1

#### 2.1.1 RISC V Implementation Single Cycle

The algorithm was implemented on the RISC-V single-cycle processor developed in our lab by making some necessary changes. To ensure compatibility with the algorithm, the instruction memory, ALU, and ALU Control were modified. Additionally, the branching mux was adjusted for the jump instructions used in blt.

#### 2.1.2 Changes

The processor implemented in the lab did not work for I-type and SB-type instructions. The following modules were modified to make the bubble sort work:


- ALU Control
- Control Unit
- Top level module for RISC-V Processor

The slli instruction was added to support left-shifting operations during element comparisons and swaps in Bubble Sort. It is handled within the ALU Control unit when  $ALUOp = 2'b00$  and  $Func[2:0] = 4'b001$ . The blt (branch if less than) instruction is used to enable conditional branching during element comparisons. A branch is triggered if the left element is greater than the right element, prompting a swap.

The ALU Control unit was updated to support both slli and blt, ensuring that proper shifting and branching occur during the sorting process. Support for I-type instructions was also added to handle immediate values and operations.

The Branch Multiplexer was modified to control the flow for the blt instruction, enabling the processor to iterate over the array and perform necessary swaps. Through these modifications, the processor was enabled to efficiently execute Bubble Sort, handling shifts, comparisons, and conditional branching

### 2.1.3 Waveforms:



The waveform shows the step-by-step sorting of values using Bubble Sort, where initially unsorted values (like 8, 0, 6, etc.) are gradually swapped over time to achieve a sorted order. The values are sorted in ascending order: 0, 2, 6, 7, 8.

## 2.2 Task 2

### 2.2.1 Testing 5-Stage/Pipelined RISC V Processor for Sorting Algorithm

In this part, we upgraded our developed processor for Pipeline Execution. We added four new modules and made modifications in three of them.

## 2.2.2 Changes

To implement pipelining in the processor, new modules were introduced to handle the separation of stages effectively:

- **IF/ID**
- **ID/EX**
- **EX/MEM**
- **MEM/WB**


These pipeline registers are responsible for transferring both data and control signals between stages, ensuring proper timing and coordination. This structure forms the foundation of the pipelined architecture and helps minimize data hazards. Along with this, updates were made to the **Register File**, **Instruction Memory**, and the main **Processor Logic** to fully support pipelined operation.

## 2.2.3 Waveforms

The pipelined processor was tested with individual instructions.


### 1. add x10 x11 x13

In the waveform below, reg1 = x10, reg2 = x11 and reg3 = x13. The values of reg2 and reg3 are added and stored in reg1 as shown.




## 2. sub x10 x11 x13

In the waveform below, reg1 = x10, reg2 = x11 and reg3 = x13. The values of reg2 and reg3 are subtracted and stored in reg1 as shown.



## 3. slli x10 x11 3


In the waveform below, reg1 = x10, reg2 = x11. The value of reg2 is multiplied by 8 and stored in reg1 as shown.






#### 4. addi x10 x11 3

In the waveform below, reg1 = x10, reg2 = x11. The value of reg2 + 3 is stored in reg1 as shown.




#### 5. beq x13 x11 84 (untaken)

In the waveform below, reg2 = x11 and reg3 = x13. Since the values of reg2 and reg3 are unequal, the branching condition is false, and we observe no change in PC values.




## 6. beq x2 x2 80 (taken)

The branching condition is true, and we observe a change in PC values.



## 7. blt x13 x11 76 (untaken)


In the waveform below, `reg2 = x11` and `reg3 = x13`. Since the value of `reg3` is greater than `reg2`, the branching condition is false, and we observe no change in PC values.






**8. blt x11 x13 72 (taken)**

In the waveform below, reg2 = x11 and reg3 = x13. Since the value of reg2 is less than reg3, the branching condition is true, and we observe a change in PC values.




**9. lw x20, 0(x0)**

The value at 0x0 (dm1) is loaded in reg1(x20).



**10. sw x19, 0(x0)**

The value at x19(reg2) is stored in dm1(0x0).



### 2.3 Task 3

### 2.3.1 Handling Data Hazards

To manage data hazards in our circuit design, we implemented modules that can both detect hazards and control pipeline stalling. These detection units help determine when data forwarding is needed. Once a hazard is identified, the forwarding logic is activated to resolve it.

### 2.3.2 Changes


The following modules were added/modified:

- Hazard Detection Unit
- Forwarding Unit

We added a Hazard\_Detection module to our processor to manage data hazards, particularly load-use hazards. This module takes IDEX\_rd, IFID\_rs1, IFID\_rs2, and IDEX\_MemRead as inputs to detect potential conflicts between consecutive instructions. If a hazard is detected—specifically when the instruction in the ID/EX stage is reading from memory and its destination register matches one of the source registers of the instruction in the IF/ID stage—the module asserts control signals to stall the pipeline.

When such a hazard is detected, the Hazard\_Detection module sets IDEX\_mux\_out, IFID\_Write, and PCWrite to 0, which prevents updates to the PC and IF/ID pipeline register and inserts a bubble in the pipeline. Otherwise, all signals are set to 1, allowing normal instruction flow. This addition improves the processor's ability to handle hazards efficiently, ensuring correct execution and enhancing overall performance.

### 2.3.3 Waveform



## 2.4 Task 4

### 2.4.1 Performance Comparison

#### Single Cycle Processor:

- Clock cycle time = 2 ns
- Execution time = 640 ns
- Clock cycles =  $640/2 = 320cc$

#### Pipelined Processor:

- Clock cycle time =  $2/5 = 0.4ns$
- Execution time = 911 ns
- Clock cycles =  $911/0.4 = 2,277.5 cc$

#### Speed up:

- Speedup = Single Cycle Execution Time / Pipelined Execution Time
- Speed up =  $640/911 = 0.7$

The pipelined processor for our project takes more time than the single cycle processor. It is 0.7 times slower.

### **3) Challenges**

In task 1, our initial bubble sorting code was incorrect. A lot of time was spent on debugging the processor even though our instruction memory was incorrect. We figured out that our instruction memory was wrong and updated it. For task 2, we struggled in making the branch instructions work. Task 3 overall was very complex and writing the top level module took a lot of time and a lot of debugging.

### **4) Task Division**

- Task 1 : Mikaal, Afeera, Emaan
- Task 2: Mikaal, Emaan, Afeera
- Task 3: Mikaal, Afeera
- Task 4: Mikaal, Afeera
- Report: Afeera, Emaan

## 5) Appendix

### A: Bubble Sort Code

```
1 #assuming all regs are initialised at 0
2 addi x18, x0, 0x100      #base addy
3 addi x19, x0, 7          # length of the array
4 outer_loop:
5     beq x8, x19, exit     # exit the program
6     addi x9, x0, 0        # j = 0
7     addi x10, x0, 0       # resetting swapping flag
8     addi x6, x19, -1      # Limit for the inner loop
9     sub x6, x6, x8        # making the inner loop smaller
10 inner_loop:
11     beq x9, x6, inner_loop_exit
12     slli x7, x9, 2        # Multiply i by 4
13     add x7, x7, x18       # Calc addr of a[j]
14     lw x5, 0(x7)          # Load a[j] into x5
15     addi x29, x9, 1       # j+1
16     slli x28, x29, 2      # Multiply i+1 by 4
17     add x28, x28, x18     # calc addr of a[j+1]
18     lw x30, 0(x28)        # load a[j+1]
19     bge x5, x30, swap     #branch if a[j] > a[j+1]
20     #blt x30, x5, swap    # Branch if a[j+1] < a[j] then swap
21     addi x9, x9, 1        # j += 1
22     beq x0, x0, inner_loop # next iter inner_loop
23 swap:
24     addi x31, x5, 0       # swapping starts
25     addi x5, x30, 0
26     sw x5, 0(x7)
27     addi x30, x31, 0
28     sw x30, 0(x28)
29     addi x10, x0, 1       # swapped flag = true
30     addi x9, x9, 1
31     beq x0, x0, inner_loop # next iter inner_loop
32 inner_loop_exit:
33     addi x8, x8, 1        # i += 1
34     beq x10, x0, exit     # if no swaps exit program
35     beq x0, x0, outer_loop # next iter outer_loop
36 exit:
```

## B: Codes for Task 1

### ALU Control Module:

```
3 module ALU_Control(ALUOp, Funct, Operation);
4
5   input [1:0] ALUOp;
6   input [3:0] Funct;
7   output reg [3:0] Operation;
8
9   always@ (*)
10  begin
11      case (ALUOp)
12          2'b00: // I Type
13              begin
14                  case (Funct[2:0])
15                      4'b001 :
16                          Operation = 4'b1000; // slli
17                      default:
18                          Operation = 4'b0010; // sd n ld
19                  endcase
20              end
21          2'b01: // SB Type
22              begin
23                  Operation = 4'b0110; //beq
24              end
25          2'b10: // R Type
26              begin
27                  case (Funct)
28                      4'b0000:
29                          Operation = 4'b0010; // add
30                      4'b1000:
31                          Operation = 4'b0110; // sub
32                      4'b0111:
33                          Operation = 4'b0000; // and
34                      4'b0110:
35                          Operation = 4'b0001; // or
36                  endcase
37              end
38      endcase
39  end
40 endmodule
```



## Control Unit :

```
1  timescale 1ns / 1ps
2
3  module Control_Unit(
4      input [6:0] opcode,
5      output reg [1:0] ALUOp,
6      output reg Branch,
7      output reg MemRead,
8      output reg MemtoReg,
9      output reg MemWrite,
10     output reg ALUSrc,
11     output reg RegWrite);
12
13  always@(*)begin
14      case (opcode)
15          7'b0110011: // R type
16              begin
17                  ALUSrc = 0;
18                  MemtoReg = 0;
19                  RegWrite = 1;
20                  MemRead = 0;
21                  MemWrite = 0;
22                  Branch = 0;
23                  ALUOp = 2'b10;
24              end
25          7'b0000011: // I type (ld)
26              begin
27                  ALUSrc = 1;
28                  MemtoReg = 1;
29                  RegWrite = 1;
30                  MemRead = 1;
31
32                  MemWrite = 0;
33                  Branch = 0;
34                  ALUOp = 2'b00;
35              end
36          7'b0100011: // S type (sd)
37              begin
38                  ALUSrc = 1;
39                  MemtoReg = 1'bx;
40                  RegWrite = 0;
41                  MemRead = 0;
42                  MemWrite = 1;
43                  Branch = 0;
44                  ALUOp = 2'b00;
45              end
46          7'b1100011: // SB type (beq)
47              begin
48                  ALUSrc = 0;
49                  MemtoReg = 1'bx;
50                  RegWrite = 0;
51                  MemRead = 0;
52                  MemWrite = 0;
53                  Branch = 1;
54                  ALUOp = 2'b01;
55              end
56          7'b0010011: // I type (addi)
57              begin
58                  ALUSrc = 1;
59                  MemtoReg = 0;
60                  RegWrite = 1;
61                  MemRead = 0;
```

```

61         MemWrite = 0;
62         Branch = 0;
63         ALUOp = 2'b00;
64     end
65     default: // initializing
66     begin
67         ALUSrc = 0;
68         MemtoReg = 0;
69         RegWrite = 0;
70         MemRead = 0;
71         MemWrite = 0;
72         Branch = 0;
73         ALUOp = 2'b00;
74     end
75 endcase
76 end
77 endmodule
78

```

## Instruction Memory:

```

1  `timescale 1ns / 1ps
2
3  module Instruction_Memory(
4      input [63:0] Inst_Address,
5      output reg [31:0] Instruction);
6
7      reg [7:0] inst_mem [120:0];
8
9      initial
10     begin
11         {inst_mem[3], inst_mem[2], inst_mem[1], inst_mem[0]} = 32'h00500993; // 1
12         {inst_mem[7], inst_mem[6], inst_mem[5], inst_mem[4]} = 32'h07340663; // 2
13         {inst_mem[11], inst_mem[10], inst_mem[9], inst_mem[8]} = 32'h00000493; // 3
14         {inst_mem[15], inst_mem[14], inst_mem[13], inst_mem[12]} = 32'h00000513; // 4
15         {inst_mem[19], inst_mem[18], inst_mem[17], inst_mem[16]} = 32'hfff98313; // 5
16         {inst_mem[23], inst_mem[22], inst_mem[21], inst_mem[20]} = 32'h40830333; // 6
17         {inst_mem[27], inst_mem[26], inst_mem[25], inst_mem[24]} = 32'h04648663; // 7
18         {inst_mem[31], inst_mem[30], inst_mem[29], inst_mem[28]} = 32'h00349393; // 8
19         {inst_mem[35], inst_mem[34], inst_mem[33], inst_mem[32]} = 32'h012383b3; // 9
20         {inst_mem[39], inst_mem[38], inst_mem[37], inst_mem[36]} = 32'h0003b283; // 10
21         {inst_mem[43], inst_mem[42], inst_mem[41], inst_mem[40]} = 32'h00148e93; // 11
22         {inst_mem[47], inst_mem[46], inst_mem[45], inst_mem[44]} = 32'h003e9e13; // 12
23         {inst_mem[51], inst_mem[50], inst_mem[49], inst_mem[48]} = 32'h012e0e33; // 13
24         {inst_mem[55], inst_mem[54], inst_mem[53], inst_mem[52]} = 32'h000e3f03; // 14
25         {inst_mem[59], inst_mem[58], inst_mem[57], inst_mem[56]} = 32'h005f4663; // 15
26         {inst_mem[63], inst_mem[62], inst_mem[61], inst_mem[60]} = 32'h00148493; // 16
27         {inst_mem[67], inst_mem[66], inst_mem[65], inst_mem[64]} = 32'hfc000ce3; // 17
28         {inst_mem[71], inst_mem[70], inst_mem[69], inst_mem[68]} = 32'h00028f93; // 18
29         {inst_mem[75], inst_mem[74], inst_mem[73], inst_mem[72]} = 32'h000f0293; // 19
30         {inst_mem[79], inst_mem[78], inst_mem[77], inst_mem[76]} = 32'h0053b023; // 20

```

```

31      {inst_mem[83], inst_mem[82], inst_mem[81], inst_mem[80]} = 32'h000f8f13; // 21
32      {inst_mem[87], inst_mem[86], inst_mem[85], inst_mem[84]} = 32'h01ee3023; // 22
33      {inst_mem[91], inst_mem[90], inst_mem[89], inst_mem[88]} = 32'h00100513; // 23
34      {inst_mem[95], inst_mem[94], inst_mem[93], inst_mem[92]} = 32'h00148493; // 24
35      {inst_mem[99], inst_mem[98], inst_mem[97], inst_mem[96]} = 32'hfa000ce3; // 25
36      {inst_mem[103], inst_mem[102], inst_mem[101], inst_mem[100]} = 32'h00140413; // 26
37      {inst_mem[107], inst_mem[106], inst_mem[105], inst_mem[104]} = 32'h00050463; // 27
38      {inst_mem[111], inst_mem[110], inst_mem[109], inst_mem[108]} = 32'hf8000ce3; // 28
39  end
40
41  always @(Inst_Address)begin
42      Instruction[31:24] <= inst_mem[Inst_Address + 3];
43      Instruction[23:16] <= inst_mem[Inst_Address + 2];
44      Instruction[15:8] <= inst_mem[Inst_Address + 1];
45      Instruction[7:0] <= inst_mem[Inst_Address];
46  end
47  endmodule

```

## RISC V Single Cycle Processor:

```

1  `timescale 1ns / 1ps
2
3  module RISCV_SCProcessor(
4      input clk,
5      input reset,
6      output [63:0] PC_in, PC_out, ReadData, ReadData1, ReadData2, WriteData, ImmData, Result,
7      output [63:0] shifted_data, Data_Out, Out1, Out2,
8      output [31:0] Instruction,
9      output [6:0] opcode, func7,
10     output [2:0] func3,
11     output [4:0] RS1, RS2, RD,
12     output [3:0] Operation, Funct,
13     output [1:0] ALUOp,
14     output RegWrite, MemRead, MemWrite, MemtoReg, ALUSrc, Zero, Branch, PCSrc, BranchSelect,
15     output [63:0] dm1, dm2, dm3, dm4, dm5
16 );
17
18
19     // Fetching
20     Adder FOURADDER(PC_out, 64'd4, Out1);
21     Mux_2x1 BRANCH(Out1, Out2, (Branch & BranchSelect), PC_in);
22     Program_Counter PC(clk, reset, PC_in, PC_out);
23     Instruction_Memory IM(PC_out, Instruction);
24
25     // Decode
26     Instruction_Parser IP(Instruction, opcode, RD, func3, RS1, RS2, func7);
27     Imm_Gen IG(Instruction, ImmData);
28     Control_Unit CU(opcode, ALUOp, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite);
29     Register_File RF(WriteData, RS1, RS2, RD, RegWrite, clk, reset, ReadData1, ReadData2);
30     Branch_Unit BU(func3, ReadData1, ReadData2, BranchSelect);
31
32     // Execute
33     assign shifted_data = ImmData << 1;
34     Adder BRANCHADDER(PC_out, shifted_data, Out2);
35     Mux_2x1 ALUSRC(ReadData2, ImmData, ALUSrc, Data_Out);
36     assign Funct = {Instruction[30], Instruction[14:12]};
37     ALU_Control ALUC(ALUOp, Funct, Operation);
38     ALU64 ALU(ReadData1, Data_Out, Operation, Result, Zero);
39
40     // Memory
41     Data_Memory DM(Result, ReadData2, clk, MemWrite, MemRead, ReadData, dm1, dm2, dm3, dm4, dm5);
42
43     // Write Back
44     Mux_2x1 WB(Result, ReadData, MemtoReg, WriteData);
45
46  endmodule

```

## C: Codes for Task 2

### Pipelined RISC-V Processor:

```
1  `timescale 1ns / 1ps
2  module RISC_V_Pipelined(
3      input clk,
4      input reset,
5      output wire [63:0] PC_in, PC_out, ReadData, ReadData1, ReadData2, WriteData, ImmData, ALU_Result,
6      output wire [31:0] Instruction,
7      output wire [6:0] opcode, func7,
8      output wire [2:0] func3,
9      output wire [4:0] RS1, RS2, RD,
10     output wire [3:0] Operation, Funct,
11     output wire [1:0] ALUOp,
12     output wire RegWrite, MemRead, MemWrite, MemtoReg, ALUSrc, Zero, Branch, BranchSelect, // PCSrc
13     output wire [63:0] dm1, dm2, dm3, dm4, dm5,
14     output wire [63:0] reg1, reg2, reg3);
15
16     // Single Cycle wires
17     wire [63:0] shifted_data, Data_Out, Out1, Adder_out;
18     //wire [63:0] dm1, dm2, dm3, dm4, dm5;
19
20     // IF_ID wires
21     wire [63:0] IF_ID_PC_out;
22     wire [31:0] IF_ID_Instruction;
23
24     // ID_EX wires
25     wire ID_EX_RegWrite, ID_EX_MemRead, ID_EX_MemtoReg, ID_EX_MemWrite, ID_EX_Branch, ID_EX_ALUSrc;
26     wire [1:0] ID_EX_ALUOp;
27     wire [63:0] ID_EX_PC_out, ID_EX_ReadData1, ID_EX_ReadData2, ID_EX_ImmData;
28     wire [3:0] ID_EX_Funct;
29     wire [4:0] ID_EX_RS1, ID_EX_RS2, ID_EX_RD ;
30
31     // EX_MEM wires
32     wire EX_MEM_RegWrite, EX_MEM_MemRead, EX_MEM_MemtoReg, EX_MEM_MemWrite, EX_MEM_Branch, EX_MEM_Zero;
33     wire [4:0] EX_MEM_RD;
34     wire [63:0] EX_MEM_Adder_out, EX_MEM_ALU_Result, EX_MEM_ReadData2;
35
36     // MEM_WB wires
37     wire MEM_WB_RegWrite, MEM_WB_MemtoReg;
38     wire [4:0] MEM_WB_RD;
39     wire [63:0] MEM_WB_ReadData, MEM_WB_ALU_Result;
40
41     // IF Stage
42     Adder FOURADDER(64'd4, PC_out, Out1);
43     Mux_2x1 BRANCH(Out1, EX_MEM_Adder_out, (EX_MEM_Branch & EX_MEM_Zero), PC_in);
44     Program_Counter PC(clk, reset, PC_in, PC_out);
45     Instruction_Memory_Pipelined IMP(PC_out, Instruction);
46
47     IF_ID_Pipeline1(clk, reset, PC_out, Instruction, IF_ID_PC_out, IF_ID_Instruction);
48
49     // ID Stage
50     assign Funct = {IF_ID_Instruction[30], IF_ID_Instruction[14:12]};
51     Instruction_Parser IP(IF_ID_Instruction, opcode, RD, func3, RS1, RS2, func7);
52     Imm_Gen IG(IF_ID_Instruction, ImmData);
53     Control_Unit CU(opcode, ALUOp, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite);
54     register_file_pipelined RF(WriteData, RS1, RS2, MEM_WB_RD, MEM_WB_RegWrite, clk, reset, ReadData1, ReadData2, reg1, reg2, reg3);
55     Branch_Unit BU(func3, ReadData1, ReadData2, BranchSelect);
56
57     ID_EX_Pipeline2(clk, reset,
58         RegWrite, MemRead, MemtoReg, MemWrite, Branch, ALUOp, ALUSrc, // control signals
59         IF_ID_PC_out, ReadData1, ReadData2, ImmData, RS1, RS2, RD, Funct, // inputs
60         ID_EX_RegWrite, ID_EX_MemRead, ID_EX_MemtoReg, ID_EX_MemWrite, ID_EX_Branch, ID_EX_ALUOp, ID_EX_ALUSrc, // output control signals
```

```

60 ID_EX_RegWrite, ID_EX_MemRead, ID_EX_MemtoReg, ID_EX_MemWrite, ID_EX_Branch, ID_EX_ALUOp, ID_EX_ALUSrc, // output control signals
61 ID_EX_PC_out, ID_EX_ReadData1, ID_EX_ReadData2, ID_EX_ImmData, ID_EX_RS1, ID_EX_RS2, ID_EX_RD, ID_EX_Funct); // outputs
62
63 // EXE Stage
64 assign shifted_data = ID_EX_ImmData << 1;
65 Adder BRANCHADDER(ID_EX_PC_out, shifted_data, Adder_out);
66 Mux_2x1 MuxALUSrc(ID_EX_ReadData2, ID_EX_ImmData, ID_EX_ALUSrc, Data_Out);
67 ALU_Control ALUC(ID_EX_ALUOp, ID_EX_Funct, Operation);
68 ALU64 ALU(ID_EX_ReadData1, Data_Out, Operation, ALU_Result, Zero);
69
70 EX_MEM Pipeline3(clk, reset,
71 ID_EX_RegWrite, ID_EX_MemRead, ID_EX_MemtoReg, ID_EX_MemWrite, ID_EX_Branch, // input control signals
72 Adder_out, ALU_Result, BranchSelect, ID_EX_ReadData2, ID_EX_RD, // inputs
73 EX_MEM_RegWrite, EX_MEM_MemRead, EX_MEM_MemtoReg, EX_MEM_MemWrite, EX_MEM_Branch, // output control signals
74 EX_MEM_Adder_out, EX_MEM_ALU_Result, EX_MEM_Zero, EX_MEM_ReadData2, EX_MEM_RD // outputs
75 );
76
77 // MEM Stage
78 Data_Memory DM(EX_MEM_ALU_Result, EX_MEM_ReadData2, clk, EX_MEM_MemWrite, EX_MEM_MemRead, ReadData,
79 dm1, dm2, dm3, dm4, dm5);
80
81 MEM_WB Pipeline4(clk, reset,
82 EX_MEM_RegWrite, EX_MEM_MemtoReg, // input control signals
83 ReadData, EX_MEM_ALU_Result, EX_MEM_RD, // inputs
84 MEM_WB_RegWrite, MEM_WB_MemtoReg, // output control signals
85 MEM_WB_ReadData, MEM_WB_ALU_Result, MEM_WB_RD // outputs
86 );
87
88 // WB
89 Mux_2x1 WB(MEM_WB_ALU_Result, MEM_WB_ReadData, MEM_WB_MemtoReg, WriteData);

```

## Pipelined Register File:

```

1 `timescale 1ns / 1ps
2 module register_file_pipelined(
3     input clk, reset, RegWrite,
4     input [63:0] WriteData,
5     input [4:0] RS1, RS2, RD,
6     output reg [63:0] ReadData1, ReadData2,
7     output [63:0] reg1, reg2, reg3);
8
9
10 reg [63:0] Registers [31:0];
11 integer k;
12 initial begin
13     for (k = 0 ; k < 31 ; k = k + 1)
14         Registers[k] = 0;
15         Registers[10] = 64'd1;
16         Registers[11] = 64'd5;
17         Registers[13] = 64'd10;
18 end
19 assign reg1 = Registers[10];
20 assign reg2 = Registers[11];
21 assign reg3 = Registers[13];
22
23 always @(negedge clk) begin
24     if (RegWrite) begin //writing data to memory
25         Registers[RD] <= WriteData;
26     end
27 end
28
29
30 always @(*) begin
31     always @(*) begin
32         if (reset)begin //resetting
33             ReadData1 = 0;
34             ReadData2 = 0;
35         end
36         else begin //reading datafrom mem into rs1 read data 1 and 2
37             ReadData1 <= Registers[RS1];
38             ReadData2 <= Registers[RS2];
39         end
40     end
41 end
42 endmodule

```

## IF/ID:

```
1  `timescale 1ns / 1ps
2
3  module IF_ID(
4      input clk, reset,
5      input [31:0] Instruction,
6      input [63:0] PC_out,
7      output reg [31:0] IF_ID_Instruction,
8      output reg [63:0] IF_ID_PC_out);
9
10 always @(posedge clk)
11 begin
12     case (reset)
13     1'b1:
14         begin //resetting
15             IF_ID_Instruction <= 0;
16             IF_ID_PC_out <= 0;
17         end
18     1'b0:
19         begin //taking the instruction and giving it to IF_ID
20             IF_ID_Instruction <= Instruction;
21             IF_ID_PC_out <= PC_out;
22         end
23     endcase
24 end
25 endmodule
```

## ID/EX:

```
1  `timescale 1ns / 1ps
2  module ID_EX (
3      input clk, reset, RegWrite, MemRead, MemToReg, MemWrite, Branch, ALUSrc,
4      input [1:0] ALUOp,
5      input [63:0] IF_ID_PC_out, ReadData1, ReadData2, ImmData,
6      input [3:0] Funct,
7      input [4:0] RS1, RS2, RD,
8      output reg ID_EX_RegWrite, ID_EX_MemRead, ID_EX_MemToReg, ID_EX_MemWrite, ID_EX_Branch, ID_EX_ALUSrc,
9      output reg [1:0] ID_EX_ALUOp,
10     output reg [63:0] ID_EX_PC_out, ID_EX_ReadData1, ID_EX_ReadData2, ID_EX_ImmData,
11     output reg [3:0] ID_EX_Funct,
12     output reg [4:0] ID_EX_RS1, ID_EX_RS2, ID_EX_RD );
13
14
15 always @(posedge clk) begin
16     case (reset)
17     1'b1:
18         begin //resetting
19             ID_EX_RegWrite <= 0;
20             ID_EX_MemRead <= 0;
21             ID_EX_MemToReg <= 0;
22             ID_EX_MemWrite <= 0;
23             ID_EX_Branch <= 0;
24             ID_EX_ALUSrc <= 0;
25             ID_EX_ALUOp <= 0;
26             ID_EX_PC_out <= 0;
27             ID_EX_ReadData1 <= 0;
28             ID_EX_ReadData2 <= 0;
29             ID_EX_ImmData <= 0;
30             ID_EX_Funct <= 0;

```



```

31 |         ID_EX_RS1 <= 0;
32 |         ID_EX_RS2 <= 0;
33 |         ID_EX_RD <= 0;
34 |     end
35 |
36 |     1'b0:
37 |     begin //decoding the instruction and giving it to ID_EX
38 |         ID_EX_RegWrite <= RegWrite;
39 |         ID_EX_MemRead <= MemRead;
40 |         ID_EX_MemToReg <= MemToReg;
41 |         ID_EX_MemWrite <= MemWrite;
42 |         ID_EX_Branch <= Branch;
43 |         ID_EX_ALUSrc <= ALUSrc;
44 |         ID_EX_ALUOp <= ALUOp;
45 |         ID_EX_PC_out <= IF_ID_PC_out;
46 |         ID_EX_ReadData1 <= ReadData1;
47 |         ID_EX_ReadData2 <= ReadData2;
48 |         ID_EX_ImmData <= ImmData;
49 |         ID_EX_Funct <= Funct;
50 |         ID_EX_RS1 <= RS1;
51 |         ID_EX_RS2 <= RS2;
52 |         ID_EX_RD <= RD;
53 |     end
54 | endcase
55 |
56 | end
57 | endmodule

```

## **EX/MEM:**

```

1 | `timescale 1ns / 1ps
2 | module EX_MEM(
3 |     input clk, reset, ID_EX_RegWrite, ID_EX_MemRead, ID_EX_MemToReg, ID_EX_MemWrite, ID_EX_Branch, Zero,
4 |     input [4:0] ID_EX_RD,
5 |     input [63:0] Adder_out, ALU_Result, ID_EX_ReadData2,
6 |     output reg EX_MEM_RegWrite, EX_MEM_MemRead, EX_MEM_MemToReg, EX_MEM_MemWrite, EX_MEM_Branch, EX_MEM_Zero,
7 |     output reg [4:0] EX_MEM_RD,
8 |     output reg [63:0] EX_MEM_Adder_out, EX_MEM_ALU_Result, EX_MEM_ReadData2);
9 |
10 | always @(posedge clk) begin
11 |     case (reset)
12 |     1'b1:
13 |     begin //resetting
14 |         EX_MEM_RegWrite <= 0;
15 |         EX_MEM_MemRead <= 0;
16 |         EX_MEM_MemToReg <= 0;
17 |         EX_MEM_MemWrite <= 0;
18 |         EX_MEM_Branch <= 0;
19 |         EX_MEM_Zero <= 0;
20 |         EX_MEM_RD <= 0;
21 |         EX_MEM_Adder_out <= 0;
22 |         EX_MEM_ALU_Result <= 0;
23 |         EX_MEM_ReadData2 <= 0;
24 |     end
25 |     1'b0:
26 |     begin //takes data from ID_EX stage and gives it to EX_MEM stage
27 |         EX_MEM_RegWrite <= ID_EX_RegWrite;
28 |         EX_MEM_MemRead <= ID_EX_MemRead;
29 |         EX_MEM_MemToReg <= ID_EX_MemToReg;
30 |         EX_MEM_MemWrite <= ID_EX_MemWrite;

```

```

31 |         EX_MEM_Branch <= ID_EX_Branch;
32 |         EX_MEM_Zero <= Zero;
33 |         EX_MEM_RD <= ID_EX_RD;
34 |         EX_MEM_Adder_out <= Adder_out;
35 |         EX_MEM_ALU_Result <= ALU_Result;
36 |         EX_MEM_ReadData2 <= ID_EX_ReadData2;
37 |     end
38 | endcase
39 |
40 | end
41 | endmodule

```

## MEM/WB:

```

1 | `timescale 1ns / 1ps
2 | module MEM_WB(
3 |     input clk, reset, EX_MEM_RegWrite, EX_MEM_MemToReg,
4 |     input [4:0] EX_MEM_RD,
5 |     input [63:0] ReadData, EX_MEM_ALU_Result,
6 |     output reg MEM_WB_RegWrite, MEM_WB_MemToReg,
7 |     output reg [4:0] MEM_WB_RD,
8 |     output reg [63:0] MEM_WB_ReadData, MEM_WB_ALU_Result);
9 |
10 | always @(posedge clk) begin
11 |     case(reset)
12 |         1'b1:
13 |             begin //resetting
14 |                 MEM_WB_RegWrite <= 0;
15 |                 MEM_WB_MemToReg <= 0;
16 |                 MEM_WB_ReadData <= 0;
17 |                 MEM_WB_ALU_Result <= 0;
18 |                 MEM_WB_RD <= 0;
19 |             end
20 |
21 |         1'b0:
22 |             begin //takes data changed from EX_MEM to MEM_WB
23 |                 MEM_WB_RegWrite <= EX_MEM_RegWrite;
24 |                 MEM_WB_MemToReg <= EX_MEM_MemToReg;
25 |                 MEM_WB_ReadData <= ReadData;
26 |                 MEM_WB_ALU_Result <= EX_MEM_ALU_Result;
27 |                 MEM_WB_RD <= EX_MEM_RD;
28 |             end
29 |         endcase
30 |

```

## D: Codes for Task 3

### RISC V Processor

```
23 module RISC_V_PP_forwarding(  
24     input clk,reset,  
25     output [63:0] PC_to_INSTMEM,  
26     output [31:0] INSTMEM_to_IF_ID,  
27     output [63:0] element1,element2,element3,element4,element5,element6,element7);  
28  
29     wire [1:0] forwardA, forwardB;  
30     //wire [63:0] PC_to_INSTMEM;  
31     //wire [31:0] INSTMEM_to_IF_ID;  
32     wire [6:0] CONTROL_IN;  
33     wire [4:0] rd;  
34     wire [2:0] funct3;  
35     wire [6:0] funct7;  
36     wire [4:0] rs1, rs2;  
37     wire Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite;  
38     wire Is_Greater;  
39     wire [1:0] ALUOp;  
40     wire [63:0] mux_to_reg;  
41     wire [63:0] mux_to_pc_in;  
42     wire [3:0] ALU_C_Operation;  
43     wire [63:0] ReadData1, ReadData2;  
44     wire [63:0] imm_data;  
45  
46  
47  
48     wire [63:0] fixed_4 = 64'd4;  
49     wire [63:0] PC_plus_4_to_mux;  
50  
51     wire [63:0] alu_mux;  
52  
53     wire [63:0] alu_result;  
54     wire zero;  
55  
56     wire [63:0] imm_to_adder;  
57     wire [63:0] imm_adder_to_mux;  
58  
59     wire [63:0] DM_Read_Data;  
60  
61     wire pc_mux_sel_wire;  
62     wire PCWrite;
```

```

64 //IF_ID WIRES
65 wire [63:0] IF_ID_PC_addr;
66 wire [31:0] IF_ID_IM_to_parse;
67 wire IF_ID_Write;
68
69 //ID_EX WIRES
70
71 wire ID_EX_Branch, ID_EX_MemRead, ID_EX_MemtoReg;
72 wire ID_EX_MemWrite, ID_EX_ALUSrc, ID_EX_RegWrite;
73
74 wire [63:0] ID_EX_PC_addr, ID_EX_ReadData1, ID_EX_ReadData2,
75 ID_EX_imm_data;
76 wire [3:0] ID_EX_funct_in;
77 wire [4:0] ID_EX_rd, ID_EX_rs1, ID_EX_rs2;
78 wire [1:0] ID_EX_ALUOp;
79
80 ○ assign imm_to_adder = ID_EX_imm_data<< 1;
81
82
83 //EX MEM WIRES
84 wire EX_MEM_Branch, EX_MEM_MemRead, EX_MEM_MemtoReg;
85 wire EX_MEM_MemWrite, EX_MEM_RegWrite;
86 wire EX_MEM_zero, EX_MEM_Is_Greater;
87 wire [63:0] EX_MEM_PC_plus_imm, EX_MEM_alu_result, EX_MEM_ReadData2;
88 wire [3:0] EX_MEM_funct_in;
89 wire [4:0] EX_MEM_rd;
90 wire NOP_Check;
91
92 //MEM WB WIRES
93 wire MEM_WB_MemtoReg, MEM_WB_RegWrite;
94 wire [63:0] MEM_WB_DM_Read_Data, MEM_WB_alu_result;
95 wire [4:0] MEM_WB_rd;
96
97
98 Mux_2x1 pcsrsmux(EX_MEM_PC_plus_imm, PC_plus_4_to_mux, pc_mux_sel_wire, mux_to_pc_in);
99
100 PC_for_forwarding PC (clk, reset, PCWrite, mux_to_pc_in, PC_to_INSTMEM);
101
102 Adder pcadder(PC_to_INSTMEM, fixed_4, PC_plus_4_to_mux);
103
104 Instruction_mem_forwarding insmem(PC_to_INSTMEM, INSTMEM_to_IF_ID);
105
106
107 //IF_ID STAGE
108 IF_ID_forwarding IFIDreg(.clk(clk), .Flush(NOP_Check), .IFID_Write(IF_ID_Write), .PC_addr(PC_to_INSTMEM),
109 .Instruc(INSTMEM_to_IF_ID), .PC_store(IF_ID_PC_addr), .
110 Instr_store(IF_ID_IM_to_parse));
111
112 wire control_mux_sel;
113
114 Hazard_Detection hazarddetectionunit(ID_EX_rd, rs1, rs2, ID_EX_MemRead, control_mux_sel,
115 IF_ID_Write, PCWrite);
116
117
118
119 Instruction_Parser insparser(IF_ID_IM_to_parse, CONTROL_IN, rd, funct3, rs1, rs2, funct7);
120
121 wire [3:0] funct_in;
122 //makes a ALU OP
123 ○ assign funct_in = {IF_ID_IM_to_parse[30], IF_ID_IM_to_parse[14:12]};
124
125 Control_Unit cunit(CONTROL_IN, ALUOp, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite);
126
127
128 Register_File registerfiles(mux_to_reg, rs1, rs2, MEM_WB_rd, MEM_WB_RegWrite, clk, reset,
129 ReadData1, ReadData2);
130
131
132 Imm_Gen immgen(IF_ID_IM_to_parse, imm_data);
133
134 wire MemtoReg_ID_EXin, RegWrite_ID_EXin, Branch_ID_EXin, MemWrite_ID_EXin, MemRead_ID_EXin, ALUSrc_ID_EXin;
135
136 //if a hazard is detected then stop taking in instructions
137 ○ assign MemtoReg_ID_EXin = control_mux_sel ? MemtoReg : 0;
138 ○ assign RegWrite_ID_EXin = control_mux_sel ? RegWrite : 0;
139 ○ assign Branch_ID_EXin = control_mux_sel ? Branch : 0;
140 ○ assign MemWrite_ID_EXin = control_mux_sel ? MemWrite : 0;
141 ○ assign MemRead_ID_EXin = control_mux_sel ? MemRead : 0;
142 ○ assign ALUSrc_ID_EXin = control_mux_sel ? ALUSrc : 0;
143 wire [1:0] ALUOp_ID_EXin;

```

```

143 wire [1:0] ALUOp_ID_EXin;
144 assign ALUOp_ID_EXin = control_mux_sel ? ALUOp : 2'b00;
145
146
147 // ID/EX STAGE
148 ID_EX_new ID_EX1(.clk(clk), .Flush(NOP_Check), .PC_addr(IF_ID_PC_addr), .read_data1(ReadData1),
149 .read_data2(ReadData2), .imm_val(imm_data), .funct_in(funct_in), .rd_in(rd),
150 .rs1_in(rs1), .rs2_in(rs2), .RegWrite(RegWrite_ID_EXin),
151 .MementoReg(MementoReg_ID_EXin), .Branch(Branch_ID_EXin),
152 .MemWrite(MemWrite_ID_EXin), .MemRead(MemRead_ID_EXin), .ALUSrc(ALUSrc_ID_EXin),
153 .ALU_op(ALUOp_ID_EXin), .PC_addr_store(ID_EX_PC_addr),
154 .read_data1_store(ID_EX_ReadData1), .read_data2_store(ID_EX_ReadData2),
155 .imm_val_store(ID_EX_imm_data), .funct_in_store(ID_EX_funct_in),
156 .rd_in_store(ID_EX_rd), .rs1_in_store(ID_EX_rs1), .rs2_in_store(ID_EX_rs2),
157 .RegWrite_store(ID_EX_RegWrite), .MementoReg_store(ID_EX_MementoReg),
158 .Branch_store(ID_EX_Branch), .MemWrite_store(ID_EX_MemWrite),
159 .MemRead_store(ID_EX_MemRead), .ALUSrc_store(ID_EX_ALUSrc),
160 .ALU_op_store(ID_EX_ALUOp));
161
162 ALU_Control ALU_Control1(ID_EX_ALUOp, ID_EX_funct_in, ALU_C_Operation);
163
164 wire [63:0] triplemux_to_a, triplemux_to_b;
165
166 Mux_2x1 ALU_mux(ID_EX_imm_data, triplemux_to_b, ID_EX_ALUSrc, alu_mux);
167
168
169
170 Mux_3x1 mux_for_a(ID_EX_ReadData1, mux_to_reg, EX_MEM_alu_result, forwardA, triplemux_to_a);
171
172 Mux_3x1 mux_for_b(ID_EX_ReadData2, mux_to_reg, EX_MEM_alu_result, forwardB, triplemux_to_b);
173
174 ALU64 ALU_64(triplemux_to_a, alu_mux, ALU_C_Operation, alu_result, zero, Is_Greater);
175
176
177
178 Forwarding_Unit Fwd_unit(EX_MEM_rd, MEM_WB_rd, ID_EX_rs1, ID_EX_rs2, EX_MEM_RegWrite,
179 EX_MEM_MementoReg, MEM_WB_RegWrite, forwardA, forwardB);
180
181
182 wire [63:0] pc_add_imm_to_EX_MEM;
183
184
185
186 // EX/MEM STAGE
187
188 EX_MEM_new EX_MEM1(.clk(clk), .Flush(NOP_Check), .RegWrite(ID_EX_RegWrite), .MementoReg(ID_EX_MementoReg),
189 .Branch(ID_EX_Branch), .Zero(zero), .Is_Greater(Is_Greater),
190 .MemWrite(ID_EX_MemWrite), .MemRead(ID_EX_MemRead), .PCplusimm(pc_add_imm_to_EX_MEM),
191 .ALU_result(alu_result), .WriteData(triplemux_to_b), .funct_in(ID_EX_funct_in),
192 .rd(ID_EX_rd), .RegWrite_store(EX_MEM_RegWrite), .MementoReg_store(EX_MEM_MementoReg),
193 .Branch_store(EX_MEM_Branch), .Zero_store(EX_MEM_zero),
194 .Is_Greater_store(EX_MEM_Is_Greater), .MemWrite_store(EX_MEM_MemWrite),
195 .MemRead_store(EX_MEM_MemRead), .PCplusimm_store(EX_MEM_PC_plus_imm),
196 .ALU_result_store(EX_MEM_alu_result), .WriteData_store(EX_MEM_ReadData2),
197 .funct_in_store(EX_MEM_funct_in), .rd_store(EX_MEM_rd));
198
199
200
201 Branch_Control Branch_Control(.Branch(EX_MEM_Branch), .Flush(NOP_Check), .Zero(EX_MEM_zero), .Is_Greater(EX_MEM_Is_Greater),
202 .funct(EX_MEM_funct_in), .switch_branch(pc_mux_sel_wire));
203
204
205 Data_Memory dm(EX_MEM_alu_result, EX_MEM_ReadData2, clk, EX_MEM_MemWrite, EX_MEM_MemRead,
206 DM_Read_Data, element1, element2, element3, element4, element5, element6, element7);
207
208
209
210 // MEM/WB STAGE
211
212 MEM_WB_new MEM_WB1(.clk(clk), .RegWrite(EX_MEM_RegWrite), .MementoReg(EX_MEM_MementoReg),
213 .ReadData(DM_Read_Data), .ALU_result(EX_MEM_alu_result), .rd(EX_MEM_rd),
214 .RegWrite_store(MEM_WB_RegWrite), .MementoReg_store(MEM_WB_MementoReg),
215 .ReadData_store(MEM_WB_DM_Read_Data), .ALU_result_store(MEM_WB_alu_result),
216 .rd_store(MEM_WB_rd));
217
218
219 Mux_2x1 mux2(MEM_WB_DM_Read_Data, MEM_WB_alu_result, MEM_WB_MementoReg, mux_to_reg);
220
221
222 endmodule
223

```

## Hazard Detection Unit:

```
1 module Hazard_Detection
2 (
3     input [4:0] IDEX_rd, IFID_rs1, IFID_rs2,
4     input IDEX_MemRead,
5     output reg IDEX_mux_out,
6     output reg IFID_Write, PCWrite
7 );
8
9 always@(*) begin
10
11     if (IDEX_MemRead && (IDEX_rd == IFID_rs1 || IDEX_rd == IFID_rs2))
12     begin //assigning ZERO value means it is deasserted and the values for PC and Instruction won't be updated
13         IDEX_mux_out = 0;
14         IFID_Write = 0;
15         PCWrite = 0;
16     end
17     else begin
18         IDEX_mux_out = 1;
19         IFID_Write = 1;
20         PCWrite = 1;
21     end
22 end
23 endmodule // Hazard_Detection
..
```

## Forwarding Unit

```
module Forwarding_Unit
(
    input [4:0] EXMEM_rd, MEMWB_rd,
    input [4:0] IDEX_rs1, IDEX_rs2,
    input EXMEM_RegWrite, EXMEM_MemtoReg,
    input MEMWB_RegWrite,
    output reg [1:0] fwd_A, fwd_B
);

always @(*) begin

    if (EXMEM_rd == IDEX_rs1 && EXMEM_RegWrite && EXMEM_rd != 0)
    begin
        fwd_A = 2'b10;
    end
    else if (MEMWB_RegWrite && MEMWB_rd!=0 && MEMWB_rd==IDEX_rs1 )
    begin
        fwd_A = 2'b01;
    end
    else
    begin
        fwd_A = 2'b00;
    end

    if ((EXMEM_rd == IDEX_rs2) && (EXMEM_RegWrite) && (EXMEM_rd != 0))
    begin
        fwd_B = 2'b10;
    end
end
```



```
    else if (MEMWB_RegWrite && MEMWB_rd!=0 && MEMWB_rd==IDEX_rs2)
        begin
            fwd_B = 2'b01;
        end

    else
        begin
            fwd_B = 2'b00;
        end
    end

end

endmodule // Forwarding_Unit
```