

Advanced Electronic Design Automation http://www.elecfans.com 电子发烧友

Examples of VHDL Descriptions

Author: Ian Elliott of Northumbria University

This file contains a selection of VHDL source files which serve to illustrate the diversity and power of the language when used to describe various types of hardware. The examples range from simple combinational logic, described in terms of basic logic gates, to more complex systems, such as a behavioural model of a microprocessor and associated memory. All of the examples can be simulated using any IEEE compliant VHDL simulator and many can be synthesised using current synthesis tools.

Use the hierarchical links below to navigate your way through the examples:

- Combinational Logic
- Counters
- Shift Registers
- Memory
- State Machines
- Registers
- Systems
- ADC and DAC
- Arithmetic

Combinational Logic

- Exclusive-OR Gate (Dataflow style)
- Exclusive-OR Gate (Behavioural style)
- Exclusive-OR Gate (Structural style)
- · Miscell aneous Logic Gates
- Three-input Majority Voter
- Magnitude Comparator
- Quad 2-input Nand (74x00)
- BCD to Seven Segment Decoder
- Dual 2-to-4 Decoder
- Octal Bus Transceiver
- Quad 2-input OR
- 8-bit Identity Comparator
- Hamming Encoder
- Hamming Decoder
- 2-to-4 Decoder with Testbench and Configuration
- Multiplexer 16-to-4 using Selected Signal Assignment Statement
- Multiplexer 16-to-4 using Conditional Signal Assignment Statement
- Multiplexer 16-to-4 using if-then-elsif-else Statement
- M68008 Address Decoder
- · Highest Priority Encoder
- N-input AND Gate

Counters

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (1 of 67) [23/1/2002 4:15:01]

Examples of VHDL Descriptions Counter using a Conversion Function Generated Binary Up Counter http://www.elecfans.com 电子发烧友 Counter using Multiple Wait Statements Synchronous Down Counter with Parallel Load Mod-16 Counter using JK Flip-flops Pseudo Random Bit Sequence Generator Universal Counter/Register n-Bit Synchronous Counter **Shift Registers** Universal Shift Register/Counter • TTL164 Shift Register · Behavioural description of an 8-bit Shift Register · Structural Description of an 8-bit Shift Register Memory ROM-based Waveform Generator A First-in First-out Memory • Behavioural model of a 16-word, 8-bit Random Access Memory Behavioural model of a 256-word, 8-bit Read Only Memory **State Machines** • Classic 2-Process State Machine and Test Bench State Machine using Variable State Machine with Asynchronous Reset • Pattern Detector FSM with Test Bench · State Machine with Moore and Mealy outputs Moore State Machine with Explicit State encoding • Mealy State Machine with Registered Outputs Moore State Machine with Concurrent Output Logic Systems Pelican Crossing Controller Simple Microprocessor System Booth Multiplier • Lottery Number Generator Digital Delay Unit Chess Clock ADC and DAC • Package defining a Basic Analogue type • 16-bit Analogue to Digital Converter • 16-bit Digital to Analogue Converter • 8-bit Analogue to Digital Converter • 8-bit Unipolar Successive Approximation ADC

```
http://www.elecfans.com 电子发烧友
Arithmetic

    8-bit Unsigned Multiplier

   . n-bit Adder using the Generate Statement

    A Variety of Adder Styles

    Booth Multiplier

Registers

    Universal Register


    Octal D-Type Register with 3-State Outputs

    Quad D-Type Flip-flop

   • 8-bit Register with Synchronous Load and Clear
Universal Register
Description - This design is a universal register which can be used as a straightforward storage register, a bi-directional shift register, an up counter and a down counter. The register can be loaded from a set of parallel data inputs
and the mode is controlled by a 3-bit input. The 'termont' (terminal count) output goes high when the register contains zero.
LIBRARY ieee;
USE ieee.Std_logic_1164.ALL;
USE ieee.Std_logic_unsigned.ALL;
ENTITY unicntr IS
   GENERIC(n : Positive := 8); -- size of counter/shifter
   PORT(clock, serinl, serinr : IN Std_logic; --serial inputs
         mode : IN Std_logic_vector(2 DOWNTO 0); --mode control
         datain : IN Std_logic_vector((n-1) DOWNTO 0); --parallel inputs
        dataout : OUT Std_logic_vector((n-1) DOWNTO 0); --parallel outputs
         termcnt : OUT Std_logic); --terminal count output
END unicntr;
ARCHITECTURE v1 OF unicntr IS
   SIGNAL int_reg : Std_logic_vector((n-1) DOWNTO 0);
BEGIN
   main proc : PROCESS
   BEGIN
      WAIT UNTIL rising_edge(clock);
          CASE mode IS
             --reset
             WHEN "000" => int_reg <= (OTHERS => '0');
             --parallel load
             WHEN "001" => int_reg <= datain;
             --count up
             WHEN "010" => int_reg <= int_reg + 1;
             --count down
             WHEN "011" => int_reg <= int_reg - 1;
             --shift left
             WHEN "100" => int_reg <= int_reg((n-2) DOWNTO 0) & serinl;
             --shift right
             WHEN "101" => int_reg <= serinr & int_reg((n-1) DOWNTO 1);
             --do nothing
             WHEN OTHERS => NULL;
          END CASE;
   END PROCESS;
   det zero : PROCESS(int reg) --detects when count is 0
      termcnt <= '1';
      FOR i IN int_reg'Range LOOP
```

```
Examples of VHDL Descriptions
             IF int_reg(i) = '1' THEN
                 termont <= '0';
                                                                           http://www.elecfans.com 电子发烧友
          END LOOP;
        END PROCESS;
        --connect internal register to dataout port
       dataout <= int_reg;
    Octal D-Type Register with 3-State Outputs
    Simple model of an Octal D-type register with three-state outputs using two concurrent statements.
    LIBRARY ieee;
    USE ieee.std_logic_1164.ALL;
    ENTITY ttl374 IS
       PORT(clock, oebar : IN std_logic;
             data : IN std_logic_vector(7 DOWNTO 0);
            qout : OUT std_logic_vector(7 DOWNTO 0));
    END ENTITY tt1374;
    ARCHITECTURE using_1164 OF ttl374 IS
       --internal flip-flop outputs
       SIGNAL qint : std_logic_vector(7 DOWNTO 0);
       qint <= data WHEN rising_edge(clock); --d-type flip flops
        qout <= qint WHEN oebar = '0' ELSE "ZZZZZZZZ"; --three-state buffers</pre>
    END ARCHITECTURE using_1164;
    Exclusive-OR Gate (Dataflow style)
    -- 2 input exclusive or
    -- Modeled at the RTL level.
    entity x_or is
     port (
        in1 : in bit ;
        in2 : in bit;
        out1 : out bit);
    end x_or;
    architecture rtl of x_or is
        out1 <= in1 xor in2 after 10 ns;
    end rtl;
    Exclusive-OR Gate (Behavioural style)
    -- Exclusive or gate
    -- modeled at the behavioral level.
    entity x_or is
     port (
        in1 : in bit ;
      whwin2 : in bit ;
        out1 : out bit) ;
    end x_or;
    architecture behavior of x or is
```

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (4 of 67) [23/1/2002 4:15:08]



http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (5 of 67) [23/1/2002 4:15:08]

Examples of VHDL Descriptions architecture structural of x_or is -- signal declarations signal t1, t2, t3, t4 : bit; http://www.elecfans.com 电子发烧友 -- local component declarations component and_gate port (a, b : in bit; c : out bit) ; end component; component or_gate port (d, e : in bit; f : out bit) ; end component; component inverter port (g : in bit; h : out bit) ; end component; begin -- component instantiation statements u0: and_gate port map (a => t1, b => in2, c => t3); ul: and_gate port map (a => in1, b => t2, c => t4); u2: inverter port map (g => in1, h => t1); u3: inverter port map (g => in2, h => t2); u4: or_gate port map (d => t3, e => t4, f => out1); end structural; **Three-input Majority Voter** The entity declaration is followed by three alternative architectures which achieve the same functionality in different ways. ENTITY maj IS PORT(a,b,c : IN BIT; m : OUT BIT); END maj; --Dataflow style architecture ARCHITECTURE concurrent OF maj IS --selected signal assignment statement (concurrent) WITH a&b&c SELECT m <= '1' WHEN "110" | "101" | "011" | "111", '0' WHEN OTHERS; END concurrent; --Structural style architecture ARCHITECTURE structure OF maj IS --declare components used in architecture COMPONENT and 2 PORT(in1, in2 : IN BIT; out1 : OUT BIT); END COMPONENT; COMPONENT or3 PORT(in1, in2, in3 : IN BIT; out1 : OUT BIT); END COMPONENT; --declare local signals SIGNAL w1, w2, w3 : BIT; --component instantiation statements. --ports of component are mapped to signals --within architecture by position. gate1 : and2 PORT MAP (a, b, w1); gate2 : and2 PORT MAP (b, c, w2); gate3 : and2 PORT MAP (a, c, w3); gate4 : or3 PORT MAP (w1, w2, w3, m);

```
END structure;
--Behavioural style architecture using a look-up table
                                                                     http://www.elecfans.com 电子发烧友
ARCHITECTURE using_table OF maj IS
BEGIN
   PROCESS(a,b,c)
      CONSTANT lookuptable : BIT_VECTOR(0 TO 7) := "00010111";
      VARIABLE index : NATURAL;
      index := 0; --index must be cleared each time process executes
     IF a = '1' THEN index := index + 1; END IF;
      IF b = '1' THEN index := index + 2; END IF;
     IF c = '1' THEN index := index + 4; END IF;
      m <= lookuptable(index);</pre>
   END PROCESS;
END using_table;
Magnitude Comparator
--VHDL description of a 4-bit magnitude comparator with expansion inputs
--first architecture demonstrates use of relational operators on
--bit vectors (=,>,<). Second architecture shows sequential behaviour
--description. Both descriptions do not fully model behaviour of real
--device for all possible combinations of inputs.
ENTITY mag4comp IS
   GENERIC(egdel,gtdel,ltdel : TIME := 10 ns);
                                                  --output delay parameters
   PORT(a,b : IN BIT_VECTOR(3 DOWNTO 0);
                                                  --input words, DOWNTO ordering
needed for comparison operators
        aeqbin,agtbin,altbin : IN BIT;
                                                 --expansion inputs
        aegbout,agtbout,altbout : OUT BIT);
END mag4comp;
ARCHITECTURE dataflow OF mag4comp IS
-- this architecture assumes that only one of the expansion inputs
--is active at any time, if more than one expansion input is active,
--more than one output may be active.
   aeqbout <= '1' AFTER eqdel WHEN ((a = b) AND (aeqbin = '1'))</pre>
               ELSE '0' AFTER eqdel;
   agtbout <= '1' AFTER gtdel WHEN ((a > b) OR ((a = b) AND (agtbin = '1')))
               ELSE '0' AFTER gtdel;
   altbout <= '1' AFTER ltdel WHEN ((a < b) OR ((a = b) AND (altbin = '1')))
               ELSE '0' AFTER ltdel;
END dataflow;
ARCHITECTURE behaviour OF mag4comp IS
BEGIN
   PROCESS(a,b,aeqbin,agtbin,altbin)
      IF (a > b) THEN
         agtbout <= '1' AFTER gtdel;
         aeqbout <= '0' AFTER eqdel;
         altbout <= '0' AFTER ltdel;
      ELSIF (a < b) THEN
        altbout <= '1' AFTER ltdel;
        aegbout <= '0' AFTER egdel;
        agtbout <= '0' AFTER gtdel;
      ELSE --a=b, expansion inputs have priority ordering
        IF (aeqbin = '1') THEN
            aegbout <= '1' AFTER egdel;
            agtbout <= '0' AFTER gtdel;
            altbout <= '0' AFTER ltdel;
         ELSIF (agtbin = '1') THEN
            agtbout <= '1' AFTER gtdel;
```

altbout <= '0' AFTER ltdel;

```
Examples of VHDL Descriptions
                  aeqbout <= '0' AFTER eqdel;
               ELSIF (altbin = '1') THEN
                 agtbout <= '0' AFTER gtdel;
                                                                               http://www.elecfans.com 电子发烧友
                 altbout <= '1' AFTER ltdel;
                 aegbout <= '0' AFTER egdel;
                  agtbout <= '0' AFTER gtdel;
                  altbout <= '0' AFTER ltdel;</pre>
                 aegbout <= '0' AFTER egdel;
           END IF;
        END PROCESS;
     END behaviour;
     8-bit Register with Synchronous Load and Clear
     The design entity shows the standard way of describing a register using a synchronous process, ie. a process containing a single wait statement which is triggered by a rising edge on the clock input.
     library ieee;
     use ieee.std_logic_1164.all;
     entity reg8 is
        port(clock, clear, load : in std_logic;
             d : in std_logic_vector(7 downto 0);
             q : out std_logic_vector(7 downto 0));
     end entity reg8;
    architecture v1 of reg8 is
     begin
      reg_proc : process
        begin
           wait until rising_edge(clock);
           if clear = '1' then
            g <= (others => '0');
           elsif load = '1' then
              q <= d;
           end if;
        end process;
     end architecture v1;
     BCD to Seven Segment Decoder
     The use of the std_logic literal '-' (don't care) is primarily for the synthesis tool. This example illustrates the use of the selected signal assignment.
     LIBRARY ieee;
     USE ieee.std_logic_1164.ALL;
     ENTITY seg7dec IS
        PORT(bcdin : IN std logic vector(3 DOWNTO 0);
             segout : OUT std_logic_vector(6 DOWNTO 0));
     END seg7dec;
     ARCHITECTURE ver3 OF seg7dec IS
     BEGIN
        WITH bcdin SELECT
           segout <= "1000000" WHEN X"0",
                "1100111" WHEN X"1",
                "1101101" WHEN X"2",
                "0000011" WHEN X"3",
                "0100101" WHEN X"4",
                "0001001" WHEN X"5",
                "0001000" WHEN X"6",
                "1100011" WHEN X"7",
                "0000000" WHEN X"8",
```

COMPONENT inv

Examples of VHDL Descriptions PORT(a : IN BIT; b : OUT BIT); END COMPONENT; COMPONENT and3 PORT(a1,a2,a3 : IN BIT; o1 : OUT BIT); END COMPONENT; http://www.elecfans.com 电子发烧友 SIGNAL ns0, ns1 : BIT; BEGIN i1 : inv PORT MAP(s0,ns0); i2 : inv PORT MAP(s1,ns1); al: and3 PORT MAP(en,ns0,ns1,y0); a2 : and3 PORT MAP(en,s0,ns1,y1); a3 : and3 PORT MAP(en,ns0,s1,y2); a4 : and3 PORT MAP(en,s0,s1,y3); END structural; PORT(stimulus : OUT BIT_VECTOR(0 TO 2); response : IN BIT_VECTOR(0 TO 3)); END dec2to4_stim; ARCHITECTURE behavioural OF dec2to4_stim IS BEGIN stimulus <= TRANSPORT "000" AFTER 0 ns, "100" AFTER 100 ns, "010" AFTER 200 ns, "110" AFTER 300 ns, "001" AFTER 400 ns. "101" AFTER 500 ns, "011" AFTER 600 ns, "111" AFTER 700 ns; END behavioural; ENTITY dec2to4 bench IS END dec2to4_bench; ARCHITECTURE structural OF dec2to4_bench IS COMPONENT dec2to4 PORT(s0,s1,en : IN BIT; y0,y1,y2,y3 : OUT BIT); END COMPONENT; COMPONENT dec2to4_stim PORT(stimulus : OUT BIT_VECTOR(0 TO 2); response : IN BIT_VECTOR(0 TO 3)); END COMPONENT; SIGNAL stimulus : BIT_VECTOR(0 TO 2); chulbis SIGNAL response : BIT_VECTOR(0 TO 3); BEGIN generator : dec2to4_stim PORT MAP(stimulus,response); circuit : dec2to4 PORT MAP(stimulus(1), stimulus(2), stimulus(0), response(0),response(1),response(2),response(3)); CONFIGURATION parts OF dec2to4_bench IS FOR structural FOR generator : dec2to4_stim USE ENTITY work.dec2to4_stim(behavioural); END FOR; FOR circuit : dec2to4 USE ENTITY work.dec2to4(structural); FOR structural FOR ALL : inv USE ENTITY work.inv(behaviour)

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (10 of 67) [23/1/2002 4:15:08]

GENERIC MAP(tplh => 10 ns,

REPORT "input no. is out of range" SEVERITY ERROR;

Examples of VHDL Descriptions --generate bit values FOR i IN highbit DOWNTO 0 LOOP IF temp >= (2**i)http://www.elecfans.com 电子发烧友 THEN output(i) := '1'; temp := temp - (2**i);ELSE output(i) := '0'; END IF; END LOOP; RETURN output; END nat_to_bv; --signal to hold current count value SIGNAL intcount : NATURAL := 0; BEGIN --conditional natural signal assignment models counter intcount <= 0 WHEN (reset = '1') ELSE ((intcount + 1) MOD 16) WHEN (clock'EVENT AND clock = '1') ELSE intcount; uninterface function converts natural count to bit_vector count count <= nat_to_bv(intcount,3);</pre> **Quad 2-input Nand** Simple concurrent model of a TTL quad nand gate. --uses 1993 std VHDL library IEEE; Koulding use IEEE.Std_logic_1164.all; entity HCT00 is port(A1, B1, A2, B2, A3, B3, A4, B4 : in std_logic; Y1, Y2, Y3, Y4 : out std_logic); end HCT00; architecture VER1 of HCT00 is begin Y1 <= Al nand Bl after 10 ns; Y2 <= A2 nand B2 after 10 ns; Y3 <= A3 nand B3 after 10 ns; Y4 <= A4 nand B4 after 10 ns; end VER1; **Dual 2-to-4 Decoder** A set of conditional signal assignments model a dual 2-to-4 decoder --uses 1993 std VHDL library IEEE; use IEEE.Std_logic_1164.all; entity HCT139 is port(A2, B2, G2BAR, A1, B1, G1BAR : in std_logic; Y20, Y21, Y22, Y23, Y10, Y11, Y12, Y13 : out std_logic); end HCT139; architecture VER1 of HCT139 is Y10 <= '0' when (B1 = '0') and ((A1 = '0') and (G1BAR = '0')) else '1'; Y11 <= '0' when (B1 = '0') and ((A1 = '1') and (G1BAR = '0')) else '1'; Y12 <= '0' when (B1 = '1') and ((A1 = '0') and (G1BAR = '0')) else '1'; Y13 <= '0' when (B1 = '1') and ((A1 = '1') and (G1BAR = '0')) else '1'; $Y20 \ll 0'$ when (B2 = '0') and ((A2 = '0') and (G2BAR = '0')) else '1';

Quad D-Type Flip-flop

This example shows how a conditional signal assignment statement could be used to describe sequential logic (it is more common to use a process). The keyword 'unaffected' is equivalent to the 'null' statement in the sequential part of the language. The model would work exactly the same without the clause 'else unaffected' attached to the end of the statement.

```
--uses 1993 std VHDL
library IEEE;
Use IEEE.Std_logic_l164.all; Fetten Institute
entity HCT175 is

O ( out std_logic_vector(3 downto 0); antercents

O ( out std_logic_vector(3 downto 0); antercent
```

Octal Bus Transceiver

Y3 <= A3 or B3 after 10 ns; Y4 <= A4 or B4 after 10 ns;

This example shows the use of the high impedance literal 'Z' provided by std_logic. The aggregate '(others => 'Z')' means all of the bits of B must be forced to 'Z'. Ports A and B must be resolved for this model to work correctly (hence std_logic rather than std_ulogic) means all of the bits of B must be forced to 'Z'. Ports A and B must be resolved for this model to work correctly (hence std_logic rather than std_ulogic) means all of the bits of B must be forced to 'Z'. Ports A and B must be resolved for this model to work correctly (hence std_logic rather than std_ulogic).

```
Guad 2-input OR

Quad 2
```

```
end VER1;
                                                                          http://www.elecfans.com 电子发烧;
8-bit Identity Comparator
Heuses 1993 std VHDL
library IEEE;
use IEEE.Std_logic_1164.all;
entity HCT688 is
   port(Q, P : in std_logic_vector(7 downto 0);
         GBAR : in std_logic; PEQ : out std_logic);
end HCT688;
architecture VER1 of HCT688 is
   PEQ \le '0' \text{ when } ((To_X01(P) = To_X01(Q)) \text{ and } (GBAR = '0')) \text{ else '1'};
end VER1;
Hamming Encoder
A 4-bit Hamming Code encoder using concurrent assignments. The output vector is connected to the individual parity bits using an aggregate assignment.
ENTITY hamenc IS
   PORT(datain : IN BIT_VECTOR(0 TO 3);
                                            --d0 d1 d2 d3
        hamout : OUT BIT_VECTOR(0 TO 7)); --d0 d1 d2 d3 p0 p1 p2 p4
END hamenc;
ARCHITECTURE ver2 OF hamenc IS
   SIGNAL p0, p1, p2, p4 : BIT;
                                     --check bits
BEGIN
   --generate check bits
   p0 <= (datain(0) XOR datain(1)) XOR datain(2);
   p1 <= (datain(0) XOR datain(1)) XOR datain(3);
   p2 <= (datain(0) XOR datain(2)) XOR datain(3);</pre>
   p4 <= (datain(1) XOR datain(2)) XOR datain(3);
   --connect up outputs
   hamout(4 TO 7) <= (p0, p1, p2, p4);
   hamout(0 TO 3) <= datain(0 TO 3);
END ver2;
Hamming Decoder Salvan Institute
This Hamming decoder accepts an 8-bit Hamming code (produced by the encoder above) and performs single error correction and double error detection.
ENTITY hamdec IS
   PORT(hamin: IN BIT_VECTOR(0 TO 7); --d0 d1 d2 d3 p0 p1 p2 p4
        dataout : OUT BIT_VECTOR(0 TO 3); --d0 d1 d2 d3
        sec, ded, ne : OUT BIT); --diagnostic outputs
END hamdec;
ARCHITECTURE verl OF hamdec IS
BEGIN
    PROCESS(hamin)
       VARIABLE syndrome : BIT_VECTOR(3 DOWNTO 0);
```

END pldcntr8;

BEGIN

ARCHITECTURE using_std_logic OF pldcntr8 IS

SIGNAL count : Std_logic_vector(7 DOWNTO 0);

```
--generate syndrome bits
       syndrome(0) := (((((((hamin(0) XOR hamin(1)) XOR hamin(2)) XOR hamin(3))
                         XOR hamin(4)) XOR hamin(5)) XOR hamin(6)) XORhtheprin/www.elecfans.com 电子发烧友
       syndrome(1) := (((hamin(0) XOR hamin(1)) XOR hamin(3)) XOR hamin(5));
       syndrome(2) := (((hamin(0) XOR hamin(2)) XOR hamin(3)) XOR hamin(6));
       syndrome(3) := (((hamin(1) XOR hamin(2)) XOR hamin(3)) XOR hamin(7));
       IF (syndrome = "0000") THEN --no errors
           ne <= 11;
           ded <= '0';
           sec <= '0';
           dataout(0 TO 3) <= hamin(0 TO 3);</pre>
       ELSIF (syndrome(0) = '1') THEN --single bit error
            ne <= '0';
            ded <= '0';
            sec <= '1';
            CASE syndrome(3 DOWNTO 1) IS
                WHEN "000" | "001" | "010" | "100" | =>
                        dataout(0 TO 3) <= hamin(0 TO 3); -- parity errors
                 WHEN "011" => dataout(0) <= NOT hamin(0);
                        dataout(1 TO 3) <= hamin(1 TO 3);
                 WHEN "101" => dataout(1) <= NOT hamin(1);
                        dataout(0) <= hamin(0);</pre>
                        dataout(2 TO 3) <= hamin(2 TO 3);
                 WHEN "110" => dataout(2) <= NOT hamin(2);
                        dataout(3) <= hamin(3);</pre>
                        dataout(0 TO 1) <= hamin(0 TO 1);
                 WHEN "111" => dataout(3) <= NOT hamin(3);
                        dataout(0 TO 2) <= hamin(0 TO 2);
            END CASE;
       --double error
       ELSIF (syndrome(0) = '0') AND (syndrome(3 DOWNTO 1) /= "000") THEN
            ne <= '0';
            ded <= '1';
            sec <= '0';
            dataout(0 TO 3) <= "0000";
       END IF;
    END PROCESS;
END ver1;
Synchronous Down Counter with Parallel Load
This example shows the use of the package 'std_logic_unsigned'. The minus operator '-' is overloaded by this package, thereby allowing an integer to be subracted from a std_logic_vector.
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;
ENTITY pldcntr8 IS
Ins PORT (clk, load : IN Std_logic; In lastice
         datain : IN Std_logic_vector(7 DOWNTO 0);
         q : OUT Std_logic_vector(7 DOWNTO 0);
         tc : OUT Std_logic);
```

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (16 of 67) [23/1/2002 4:15:08]

Examples of VHDL Descriptions PROCESS BEGIN WAIT UNTIL rising edge(clk); Chttp://www.elecfans.com 电子发烧友 IF load = '1' THEN count <= datain; ELSE count <= count - 1; END IF; END PROCESS; tc <= '1' WHEN count = "00000000" ELSE q <= count; END using_std_logic; Mod-16 Counter using JK Flip-flops Structural description of a 4-bit binary counter. The first two design entities describe a JK flip-flop and a 2-input AND gate respectively. These are then packaged together along with a signal named 'tied_high' into a package named 'jkpack'. The counter design uses the package 'jkpack', giving it access to the components and the signal declared within the package. The flip-flops and AND-gates are wired together to form a counter. Notice the use of the keyword OPEN to indicate an open-cct output port. ENTITY jkff IS PORT(clock, j, k : IN BIT; q, qbar : BUFFER BIT); ARCHITECTURE using_process OF jkff IS BEGIN --sequential process to model JK flip-flop PROCESS --declare a local variable to hold ff state VARIABLE state : BIT := '0'; BEGIN --synchronise process to rising edge of clock WAIT UNTIL (clock'EVENT AND clock = '1'); IF (j = '1' AND k = '1') THEN--toggle state := NOT state; ELSIF (j = '0' AND k = '1') THEN head -reset state := '0'; ELSIF (j = '1' AND k = '0') THEN--set state := '1'; ELSE --no change state := state; END IF; --assign values to output signals g <= state AFTER 5 ns; gbar <= NOT state AFTER 5 ns; END PROCESS; END using process; ENTITY and gate IS I I I I I I I PORT(a, b : IN BIT; f : OUT BIT); END and_gate; ARCHITECTURE simple OF and_gate IS f <= a AND b AFTER 2 ns; END simple; PACKAGE jkpack IS

```
Examples of VHDL Descriptions
        SIGNAL tied_high : BIT := '1';
        COMPONENT jkff
                                                                             http://www.elecfans.com 电子发烧友
           PORT(clock, j, k : IN BIT; q, qbar : BUFFER BIT);
        END COMPONENT;
        COMPONENT and gate
           PORT(a, b : IN BIT; f : OUT BIT);
        END COMPONENT;
Felier END jkpack;
     USE work.jkpack.ALL;
     ENTITY mod16_cntr_IS
        PORT(clock : IN BIT; count : BUFFER BIT_VECTOR(0 TO 3));
     END mod16 cntr;
     ARCHITECTURE net_list OF mod16_cntr IS
        SIGNAL s1,s2 : BIT;
     BEGIN
     a1 : and_gate PORT MAP (count(0),count(1),s1);
     a2 : and_gate PORT MAP (s1, count(2), s2);
     jk1 : jkff PORT MAP (clock,tied_high,tied_high,count(0),OPEN);
     jk2: jkff PORT MAP (clock,count(0),count(0),count(1),OPEN);
     jk3 : jkff PORT MAP (clock,s1,s1,count(2),OPEN);
     jk4 : jkff PORT MAP (clock,s2,s2,count(3),OPEN);
     END net_list;
     Pseudo Random Bit Sequence Generator
     This design entity uses a single conditional signal assignment statement to describe a PRBSG register. The length of the register and the two tapping points are defined using generics. The '&' (aggregate) operator is used to form a
     vector comprising the shifted contents of the regsiter combined with the XOR feedback which is clocked into the register on the rising edge.
     -- The following Design Entity defeines a parameterised Pseudo-random
     --bit sequence generator, it is useful for generating serial or parallel test
     waveforms
     -- (for paralle waveforms you need to add an extra output port)
     --The generic 'length' is the length of the register minus one.
     -- the generics 'tap1' and 'tap2' define the feedabck taps
     ENTITY prbsqen IS
        GENERIC(length : Positive := 8; tapl : Positive := 8; tap2 : Positive := 4);
        PORT(clk, reset : IN Bit; prbs : OUT Bit);
     END prbsgen;
     ARCHITECTURE v2 OF prbsgen IS
        --create a shift register
        SIGNAL prreg : Bit_Vector(length DOWNTO 0);
     BEGIN
        --conditional signal assignment shifts register and feeds in xor value
        prreg <= (0 => '1', OTHERS => '0') WHEN reset = '1' ELSE --set all bits to '0'
                  (prreg((length - 1) DOWNTO 0) & (prreg(tap1) XOR prreg(tap2))) --shift
     left with xor feedback
                 WHEN clk'EVENT AND clk = '1'
                 ELSE prreg;
        --connect msb of register to output
        prbs <= prreg(length);
    END v2;
```

```
http://www.elecfans.com 电子发烧友
Pelican Crossing Controller
-- Pelican Crossing Controller
library ieee;
use ieee.std_logic_1164.all;
entity pelcross is
   port(clock, reset, pedestrian : in std_logic;
         red, amber, green : out std_logic); --traffic lights
end pelcross;
architecture v1 of pelcross is
   signal en, st, mt, lt, fr : std_logic;
begin
s Newhentimer for light sequence blockly s Ne
   interval timer : block
      constant stime : natural := 50;
      constant mtime : natural := 80;
      constant ltime : natural := 200;
      signal tcount : natural range 0 to ltime;
   begin
      process begin
         wait until rising_edge(clock);
         if (en = '0') or (tcount = ltime) then
            tcount <= 0;
            tcount <= tcount + 1;
       end if;
      end process;
      st <= '1' when tcount = stime else '0';
      mt <= '1' when tcount = mtime else '0';
      lt <= '1' when tcount = ltime else '0';
   end block;
   --free running timer for amber flashing
   free_run : block
      constant frtime : natural := 5;
      signal frcount : natural range 0 to frtime;
   begin
      process begin
         wait until rising_edge(clock);
         if frcount = frtime then
            frcount <= 0;
            frcount <= frcount + 1;
         end if;
      end process;
      fr <= '1' when frcount = frtime else '0';
   end block;
   memoore state machine to control light sequence
   controller : block
      type peltype is (res, stop, amb, amb_on, amb_off, grn, ped);
      signal pelstate : peltype;
      process(clock, reset)
      begin
         if reset = '1' then
            pelstate <= res;
         elsif rising_edge(clock) then
            case pelstate is
               when res => pelstate <= stop;
               when stop => if lt = '1' then
                              pelstate <= amb;
```

Examples of VHDL Descriptions clock <= '0', '1' after 50 ms; wait for 100 ms; end process; http://www.elecfans.com 电子发烧友 --test inputs process begin pedestrian <= '0'; reset <= '1'; wait for 300 ms; reset <= '0'; wait for 40000 ms; pedestrian <= '1'; wait for 200 ms; pedestrian <= '0'; wait; end process; pelican : pelcross port map (clock, reset, pedestrian, red, amber, green); end v1; Simple Microprocessor System Package Defining the Instruction Set of the CPU Third Party Package containing functions for Bit_Vector operations Behavioural model of a 256-word, 8-bit Read Only Memory Behavioural model of a 16-word, 8-bit Random Access Memory Behavioural model of a simple 8-bit CPU • Structural description of a microprocessor system using the above components Package Defining the Instruction Set of the CPU PACKAGE cpu8pac IS --defining instruction set --instruction format 7----4 | 3--0 | 7-----0 Du humopcode page [page offset] outile & Nathumb --instructions which need an address are two bytes --long all others are single byte CONSTANT lda : BIT_VECTOR(3 DOWNTO 0) := "0001"; CONSTANT 1db : BIT VECTOR(3 DOWNTO 0) := "0010"; CONSTANT sta : BIT_VECTOR(3 DOWNTO 0) := "0011"; CONSTANT stb : BIT_VECTOR(3 DOWNTO 0) := "0000"; CONSTANT jmp : BIT_VECTOR(3 DOWNTO 0) := "0100"; CONSTANT add : BIT_VECTOR(3 DOWNTO 0) := "0101"; CONSTANT subr : BIT_VECTOR(3 DOWNTO 0) := "0110"; her head CONSTANT inc : BIT_VECTOR(3 DOWNTO 0) := "0111"; CONSTANT dec : BIT_VECTOR(3 DOWNTO 0) := "1000"; CONSTANT land : BIT_VECTOR(3 DOWNTO 0) := "1001"; CONSTANT lor : BIT_VECTOR(3 DOWNTO 0) := "1010"; CONSTANT cmp : BIT_VECTOR(3 DOWNTO 0) := "1011"; CONSTANT lxor : BIT_VECTOR(3 DOWNTO 0) := "1100"; CONSTANT lita : BIT_VECTOR(3 DOWNTO 0) := "1101"; CONSTANT litb : BIT_VECTOR(3 DOWNTO 0) := "1110"; CONSTANT clra : BIT_VECTOR(3 DOWNTO 0) := "1111"; END cpu8pac; Third Party Package containing functions for Bit_Vector operations

Examples of VHDL Descriptions					
Cypress Semiconductor WARP 2.0					
Tarri Balian Institute Parri Balian Institute		Balian Institute			
Copyright Cypress Semiconductor Corporation, 1994 as an unpublished work.	http://www.	elecfans.com 电子发烧	反		
Fiction Institute Fiction Institute I					
\$Id: libbv.vhd,v 1.4 1994/12/15 18:35:28 hemmert Exp \$					
= Louist Aligned Elementarie Elemen					
package by_math					
Uniocally of HealBit Vector support package: ocally of Neahambia Unio					
Contains these functions:					
The output length of the function is the same as the input length	ath.				
inc_bv - increment a bit vector. If function is assigned					
to a signal within a clocked process, the result will be an up counter. Will require one macrocell					
for each bit.	ana in				
TT Ealiun Institute					
dec_bv - decrement a bit vector. If function is assigned					
to a signal within a clocked process, the result will be a down counter. Will require one macrocel	Belion Institute				
will be a down counter. will require one macrocer	14 h				
Chiveletic C. Kertalemerite Chiveletic C. Kertalemerite					
"+" - regular addition function for two bit vectors.					
definition for arithmetic operations on integers.					
Unlocately of 44 thumbles Will require one macrocell for each bit. The outp	outh el Nechembria				
is the same size as the input so there is no carry					
If a carry out is required, the user should increa					
size of the input bit_vectors and use the MSB as t carry bit. There is also no separate carry-in.	he				
carry bit. There is also no separate carry-in.					
"-" - regular subtraction function for two bit vectors.					
GDS "-" operator overloads the existing "-" operator					
definition for arithmetic operations on integers.					
inv - unary invert for use in port maps and sequential					
assignments Overloaded for bit vectors					
Francis Tile and the state of t					
University of Kördséniblie PACKAGE bv_math_IS University of Kördséniblie at Ktowassita					
FUNCTION inc_bv (a : BIT_VECTOR) RETURN BIT_	_VECTOR;				
FUNCTION dec_bv (a : BIT_VECTOR) RETURN BIT_					
FUNCTION "+" (a, b : BIT_VECTOR) RETURN BIT_					
CHROCOLD S NO INFUNCTION "+" (a CHROCOLD STORY DESTRUCTION "-" CIPS (a, b : BIT_VECTOR) CIPS DESTRUCTION CIPS DESTRUCTION CIPS DESTRUCTION DESTRUCTION CIPS DESTRUCTION DEST					
FUNCTION "-" (a : BIT_VECTOR; b : BIT) RETURN BIT_					
FUNCTION inv (a : BIT) RETURN BIT;					
FUNCTION inv (a : BIT_VECTOR) RETURN BIT_	_VECTOR;				
END by_math;					
PACKAGE BODY by_math IS					
dna hu					
- Increment Bit vector.					
In: bit_vector.					
Recarii. Die_Vector.					
FUNCTION inc_bv(a : BIT_VECTOR)RETURN BIT_VECTOR IS					
VARIABLE S : RIT VECTOR (a RANGE):					
VARIABLE carry : BIT;					
BEGIN					
er liber sweet in					
FOR i IN a'LOW TO a'HIGH LOOP					
s(i) := a(i) XOR carry;					
carry := a(i) AND carry;					

Examples of VHDL Descriptions END LOOP; RETURN (s); http://www.elecfans.com 电子发烧友 END inc_bv; -- Add overload for: den heide In: two bit_vectors.clan heidie -- Return: bit_vector. FUNCTION "+"(a, b : BIT_VECTOR)RETURN BIT_VECTOR IS VARIABLE s : BIT_VECTOR (a'RANGE); VARIABLE carry : BIT; VARIABLE bi : integer; e Ne dentit Indexes b. ASSERT a'LENGTH <= 8 REPORT "Addition OF vectors OF LENGTH > 8 may take exponential TIME." SEVERITY WARNING; FOR i IN a'LOW TO a'HIGH LOOP bi := b'low + (i - a'low); s(i) := (a(i) XOR b(bi)) XOR carry; Esten Institute carry := ((a(i) OR b(bi)) AND carry) OR (a(i) AND b(bi)); END LOOP; RETURN (s); -- Two bit_vectors. -- Add overload for: DDI In: bit_vector and bit. Netherbil -- Return bit_vector. FUNCTION "+"(a : BIT VECTOR; b : BIT)RETURN BIT VECTOR IS VARIABLE s : BIT_VECTOR (a'RANGE); VARIABLE carry : BIT; BEGIN FOR i IN a'LOW TO a'HIGH LOOP s(i) := a(i) XOR carry; carry := a(i) AND carry; END LOOP; -- Bit_vector and bit. dec_bv His Decrement Bit Vector Unicesing Newhord In: bit vector. Return: bit_vector. FUNCTION dec_bv(a : BIT_VECTOR) RETURN BIT_VECTOR IS VARIABLE s : BIT_VECTOR (a'RANGE); VARIABLE borrow : BIT; BEGIN borrow := '1'; FOR i IN a'LOW TO a'HIGH LOOP s(i) := a(i) XOR borrow; borrow := NOT (a(i)) AND borrow; RETURN (s); END dec_bv; -- Subtract overload for:


http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (23 of 67) [23/1/2002 4:15:09]

Examples of VHDL Descriptions -- In: two bit_vectors. -- Return: bit vector. http://www.elecfans.com 电子发烧友 FUNCTION "-"(a,b : BIT_VECTOR) RETURN BIT_VECTOR IS VARIABLE s : BIT_VECTOR (a'RANGE); VARIABLE borrow : BIT; VARIABLE bi : integer; -- Indexes b. ASSERT a'LENGTH <= 8 REPORT "Subtraction OF vectors OF LENGTH > 8 may take exponential TIME." SEVERITY WARNING; borrow := '0'; FOR i IN a'LOW TO a'HIGH LOOP bi := b'low + (i - a'low); s(i) := (a(i) XOR b(bi)) XOR borrow; borrow := ((NOT (a(i)) AND borrow) OR (b(bi) AND borrow) OR (NOT (a(i)) AND b(bi))); END LOOP; Total 1 1228 RETURN (s); rejudic -- Subtract overload for: -- In: www bit_vector, take away bit. -- Return: bit_vector. (a : BIT VECTOR; b : BIT) RETURN BIT VECTOR IS VARIABLE s : BIT_VECTOR (a'RANGE); VARIABLE borrow : BIT; borrow := b; FOR i IN a'LOW TO a'HIGH LOOP s(i) := a(i) XOR borrow; borrow := (NOT(a(i)) AND borrow); END LOOP; RETURN (s); FUNCTION inv (a VARIABLE result : BIT; result := NOT(a); RETURN (result); END inv; -- Invert bit. -- inv -- Invert bet_vector. FUNCTION inv (a : BIT_VECTOR) RETURN BIT_VECTOR IS VARIABLE result : BIT_VECTOR (a'RANGE); FOR i IN a'RANGE LOOP result(i) := NOT(a(i)); END LOOP; RETURN (result); -- Invert bit_vector.

```
END by math;
                                                                      http://www.elecfans.com 电子发烧友
Behavioural model of a 256-word, 8-bit Read Only Memory
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE work.cpu8pac.ALL;
ENTITY rom256x8 IS
        PORT(address : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
             csbar, oebar : IN STD_LOGIC;
             data : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END rom256x8;
--version 1 loads acca and accb from locations 254 and 256
--and exclusive or's the values and jumps back to repeat
ARCHITECTURE version1 OF rom256x8 IS
        TYPE rom_array IS ARRAY (0 TO 255) OF BIT_VECTOR(7 DOWNTO 0);
        CONSTANT rom_values : rom_array :=
                        (0 => clra & X"0",
                         1 =  1da \& X"0",
                                              --lda $FE
                         2 => X"fe",
                         3 => ldb & X"0",
                                              --ldb $FF
                         5 => 1xor & X"0",
                                              --lxor
                                              --jmp $001
                         6 => jmp & X"0",
               Ealian Inside => X"01", | JEL|
                         254 => X"aa",
                         255 => X"55",
                         OTHERS => X"00");
BEGIN
PROCESS(address, csbar, oebar)
        VARIABLE index : INTEGER := 0;
BEGIN
        IF (csbar = '1' OR oebar = '1')
                THEN data <= "ZZZZZZZZZ";
        ELSE
                --calculate address as an integer
                index := 0;
                FOR i IN address'RANGE LOOP
                        IF address(i) = '1' THEN
                        index := index + 2**i;
                        END IF;
                END LOOP;
                --assign to output data lines
                data <= To_StdlogicVector(rom_values(index));</pre>
END PROCESS;
END version1;
Heversion2 increments a location in the ram
ARCHITECTURE version2 OF rom256x8 IS
        TYPE rom_array IS ARRAY (0 TO 255) OF BIT_VECTOR(7 DOWNTO 0);
        CONSTANT rom_values : rom_array :=
                        (0 => clra & X"0",
                         1 => sta & X"1",
                                              --sta $100
                         2 => X"00",
                         3 => lda & X"1",
                                              --lda $100
                         4 => X"00",
                         5 =  inc & X"0",
                                             --inc a
                         6 =  jmp & X"0",
                                              --jmp $001
                         7 = X"01"
                         OTHERS => X"00");
BEGIN
```

Examples of VHDL Descriptions PROCESS(address, csbar, oebar) VARIABLE index : INTEGER := 0; BEGIN http://www.elecfans.com 电子发烧友 IF (csbar = '1' OR oebar = '1') THEN data <= U"ZZZZZZZZZ"; --calculate address as an integer index := 0;FOR i IN address'RANGE LOOP IF address(i) = '1' THEN index := index + 2**i; END IF; END LOOP; --assign to output data lines data <= To_StdlogicVector(rom_values(index));</pre> END PROCESS; END version2; Behavioural model of a 16-word, 8-bit Random Access Memory LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY ram16x8 IS PORT(address : IN STD_LOGIC_VECTOR(3 DOWNTO 0); csbar, oebar, webar : IN STD_LOGIC; data: INOUT STD_LOGIC_VECTOR(7 DOWNTO 0)); END ram16x8; ARCHITECTURE version1 OF ram16x8 IS BEGIN PROCESS(address, csbar, oebar, webar, data) TYPE ram_array IS ARRAY (0 TO 15) OF BIT_VECTOR(7 DOWNTO 0); VARIABLE index : INTEGER := 0; VARIABLE ram_store : ram_array; BEGIN IF csbar = '0' THEN --calculate address as an integer index := 0;FOR i IN address'RANGE LOOP IF address(i) = '1' THEN index := index + 2**i; END IF END LOOP; IF rising_edge(webar) THEN --write to ram on rising edge of write pulse ram_store(index) := To_bitvector(data); ELSIF oebar = '0' THEN data <= To_StdlogicVector(ram_store(index));</pre> data <= "ZZZZZZZZZ; END IF; ELSE data <= "ZZZZZZZZZ"; END IF; END PROCESS;

```
END version1;
                                                                      http://www.elecfans.com 电子发烧力
Behavioural model of a simple 8-bit CPU
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE work.bv_math.ALL;
USE work.cpu8pac.ALL;
ENTITY cpu IS
        GENERIC(cycle_time : TIME := 200 ns); --must be divisible by 8
        PORT(reset : IN std_logic;
            memrd, memwr : OUT std_logic;
            address : OUT std_logic_vector(11 DOWNTO 0);
            data : INOUT std_logic_vector(7 DOWNTO 0));
ARCHITECTURE version1 OF cpu IS
        --internal clock signal
        SIGNAL clock : std_logic;
BEGIN
        clock_gen : PROCESS Uniccidit
                clock <= '1','0' AFTER cycle_time/2;</pre>
                WAIT FOR cycle_time;
        END PROCESS;
        main_sequence : PROCESS
                VARIABLE inst_reg : BIT_VECTOR(3 DOWNTO 0);
                VARIABLE mar : BIT_VECTOR(11 DOWNTO 0);
                VARIABLE acca, accb : BIT_VECTOR(7 DOWNTO 0);
                VARIABLE pc : BIT_VECTOR(11 DOWNTO 0);
        IF reset = '1' THEN
                --initialisation
                memrd <= '1';
                memwr <= '1' Hiocicily of North
                pc := (OTHERS => '0');
                address <= (OTHERS => 'Z');
                data <= (OTHERS => 'Z');
                WAIT UNTIL rising_edge(clock);
        ELSE
                --fetch phase
                address <= To_StdlogicVector(pc);
                WAIT FOR cycle_time/4;
                memrd <= '0';
                WAIT FOR cycle time/2;
                memrd <= '1';
                --read instruction
                inst_reg := To_bitvector(data(7 DOWNTO 4));
                --load page address
                mar(11 DOWNTO 8) := To_bitvector(data(3 DOWNTO 0));
                --increment program counter
                pc := inc_bv(pc);
                --wait until end of cycle
                WAIT UNTIL rising_edge(clock);
                --execute
                CASE inst_reg IS
                        WHEN add =>
                        --add and sub use overloaded functions from by_math package
```



http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (28 of 67) [23/1/2002 4:15:09]

```
WAIT UNTIL rising_edge(clock);
                        WHEN jmp =>
                                                                     http://www.elecfans.com 电子发烧友
                                address <= To_StdlogicVector(pc);
                                --transfer page address to pc from mar
                                pc(11 DOWNTO 8) := mar(11 DOWNTO 8);
                                --read in offset address
                                WAIT FOR cycle_time/4;
                                memrd <= '0';
                                WAIT FOR cycle_time/2;
                                memrd <= '1';
                                pc(7 DOWNTO 0) := To_bitvector(data);
                                --wait until end of cycle
                                WAIT UNTIL
rising_edge(clock);
                END CASE;
        END IF;
        END PROCESS main_sequence;
END version1;
Structural description of a Microprocessor System
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY cpudemo IS
END cpudemo;
ARCHITECTURE version1 OF cpudemo IS Nedburk
COMPONENT rom256x8
        PORT(address : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                csbar, oebar : IN STD_LOGIC;
                data : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END COMPONENT;
COMPONENT ram16x8
        PORT(address : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                csbar, oebar, webar : IN STD_LOGIC;
                data : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END COMPONENT;
COMPONENT cpu
        GENERIC(cycle_time : TIME := 200 ns); --must be divisible by 8
        PORT(reset : IN std_logic;
                memrd, memwr : OUT std_logic;
                address : OUT std_logic_vector(11 DOWNTO 0);
                data : INOUT std_logic_vector(7 DOWNTO 0));
END COMPONENT;
SIGNAL reset, memrd, memwr, romenable, ramenable : std_logic;
SIGNAL address : std_logic_vector(11 DOWNTO 0);
SIGNAL data : std logic vector(7 DOWNTO 0);
--selecting the rom architecture (program) for simulation
FOR rom : rom256x8 USE ENTITY work.rom256x8(version2);
BEGIN
processor : cpu PORT MAP(reset, memrd, memwr, address, data);
rom : rom256x8 PORT MAP(address(7 DOWNTO 0), romenable, memrd, data);
ram : ram16x8 PORT MAP(address(3 DOWNTO 0), ramenable, memrd, memwr, data);
--memory address decoding ,rom is at bottom of address space
--ram is situated at address $100
```


http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (30 of 67) [23/1/2002 4:15:09]

```
end process;
end architecture v1;
                                                                     http://www.elecfans.com 电子发烧友
Controller
--controller for lottery number generator
--new version uses 6 number registers and
--compares all numbers simulateously
library ieee; Balun Insiitui
use ieee.std_logic_1164.all;
entity lottcont2 is
        port(clock, reset, next_no, match : in std_logic;
            loadnum1, loadnum2, loadnum3, loadnum4,
             loadnum5, loadnum6, sample : out std_logic;
             seldisplay : out natural range 0 to 5;
             numled : out std_logic_vector(1 to 6));
end entity lottcont2;
architecture fsm2 of lottcont2 is
        type lott_state_type is (res, s1, s2, s3, s4, s5, s6, s7,
            s8, s9, s10, s11, s12, s13, s14, s15, s16, s17, s18,
            s19, s20, s21, s22, s23, s24, s25, s26, s27, s28);
        signal lott_ps, lott_ns : lott_state_type;
begin
        --next state process
        fsm_state_reg : process
        begin
               wait until rising_edge(clock);
                if reset = '1' then
                        lott_ps <= res;
                        lott ps <= lott ns;
                end if;
        end process;
        fsm_logic : process(lott_ps, next_no, match)
                --assign default output values
                loadnum1 <= '0';
               loadnum2 <= '0';
                loadnum3 <= '0';
               loadnum4 <= '0';
                loadnum5 <= '0';
                loadnum6 <= '0';
                sample <= '0';
               seldisplay <= 0;
                numled <= "111111";
                case lott_ps is
                        when res => --wait for 1st no
                                if next_no = '1' then
                                        lott_ns <= s1;
                                        lott_ns <= res;
                                end if;
                        when s1 => --take first sample
                                sample <= '1';
                                lott_ns <= s2;
                        when s2 => --save first no
                                loadnum1 <= '1';
                                numled <= "011111";
                                lott_ns <= s3;
                        when s3 => --wait for 2nd no
                                numled <= "011111";
```

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (31 of 67) [23/1/2002 4:15:09]

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (32 of 67) [23/1/2002 4:15:09]

Examples of VHDL Descriptions



http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (33 of 67) [23/1/2002 4:15:09]

when s24 => --review 1st no numled <= "011111";

Examples of VHDL Descriptions							
IGDS II (Fragilla a Prélog-	if next no = '1' then		elecfans.com 电子发烧				
Felian Institute	else Seven has clott_ns <= s24; end if;	Belten Institute	erecrans. com 电子及床	Ection Institute			
= 18: 8: 1 18 at Mawasse	when s25 =>review 2nd no numbed <= "101111";						
Unicarity of Notification	seldisplay <= 1; GDS 						
allegests IGDS	else lott_ns <= s25; end if;						
	when s26 =>review 3rd no numled <= "110111"; seldisplay <= 2;						
	<pre>if next_no = '1' then</pre>						
<u>Locul</u> Balten Institute Betten Institute	lott_ns <= s26; end if; when s27 =>review 4th no						
1 University of Northstratelle at Processale	numled <= "111011"; seldisplay <= 3; if next_no = '1' then						
Turn Turn Igns	else Unicarde Reine lott_ns <= s27;						
enteression IGDS	when s28 =>review 5th no numled <= "111101";						
	seldisplay <= 4; if next_no = '1' then						
IGDS HAMMANA	lott_ns <= s23; else lott_ns <= s28;						
	when others => lott_ns <= res;						
end process;	Fection Institute 1 University of Kondistribric at Newscards						
end architecture fsm2;	≣ ˈejo cjo igps		IGDS =		IGDS :	IGDS	
Structural Model of Lottery Nu	Uniformly of Neithanblic Imber Generator IGDS						
top level design for l	ottery number generator						
library ieee; use ieee.std_logic_1164.							
numled : or seg0, seg1	et, next_no : in std_logic; tt std_logic_vector(1 to 6); shan insulate : out std_logic_vector(6 downto 0));						
end entity lottery2; architecture structure of	Force Institute of lottery2 is University of Northenburg						
	eg						
	<pre>d: in std_logic_vector(7 downto 0); q: out std_logic_vector(7 downto 0));</pre>						
component count	9						

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (34 of 67) [23/1/2002 4:15:09]

```
port(clock, clear : in std_logic;
                        cnt1to49 : buffer std logic vector(7 downto 0));
        end component;
                                                                     http://www.elecfans.com 电子发烧友
        component seg7dec --see file bcd2seg.vhd
                PORT(bcdin : IN std_logic_vector(3 DOWNTO 0);
                         segout : OUT std_logic_vector(6 DOWNTO 0));
        end component;
        component lottcont2
                port(clock, reset, next_no, match : in std_logic;
                        loadnum1, loadnum2, loadnum3, loadnum4,
                        loadnum5, loadnum6, sample : out std_logic;
                        seldisplay : out natural range 0 to 5;
                        numled : out std_logic_vector(1 to 6));
        end component;
        signal match : std_logic;
        signal sample : std_logic;
        signal seldisplay : natural range 0 to 5;
        signal count, samp_reg, display : std_logic_vector(7 downto 0);
        signal num_reg1, num_reg2, num_reg3 : std_logic_vector(7 downto 0);
        signal num_reg4, num_reg5, num_reg6 : std_logic_vector(7 downto 0);
        signal loadnum1, loadnum2, loadnum3, loadnum4, loadnum5, loadnum6:
std_logic;
begin
counter : count49
        port map (clock => clock, clear => reset, cnt1to49 => count);
sample_reg : lottreg
        port map (clock => clock, clear => reset,
                        load => sample, d => count, q => samp_reg);
--number registers
numreg1 : lottreg port map
                (clock => clock, clear => reset, load => loadnum1,
              Edwn hadde => samp_reg, q => num_reg1); n hadde
numreg2 : lottreg port map
                (clock => clock, clear => reset, load => loadnum2,
                        d => samp_reg, q => num_reg2);
numreg3 : lottreg port map
                (clock => clock, clear => reset, load => loadnum3,
                        d => samp_reg, q => num_reg3);
numreg4 : lottreg port map
                (clock => clock, clear => reset, load => loadnum4,
                        d => samp_reg, q => num_reg4);
numreg5 : lottreg port map
                (clock => clock, clear => reset, load => loadnum5,
                        d => samp_reg, q => num_reg5);
numreg6 : lottreg port map
                (clock => clock, clear => reset, load => loadnum6
                        d => samp_reg, q => num_reg6);
compare : match <= '1' when ((((samp_reg = num_reg1)</pre>
               Estua lastitutor (samp_reg = num_reg2))
                         or (samp_reg = num_reg3))
                         or (samp_reg = num_reg4))
                         or (samp_reg = num_reg5)
                         else '0';
display_mux : with seldisplay select
        display <= num_reg1 when 0,
                   num_reg2 when 1,
                   num_reg3 when 2,
```

ELSIF shift_mr = '1' THEN

```
mrreg <= mrreg SRL 1;
                mrreg <= mrreg;
                                                                      http://www.elecfans.com 电子发烧友
        END IF;
        --register/shifter accumulates partial product values
        IF clr_pp = '1' THEN
                product <= (OTHERS => '0');
        ELSIF load_pp = '1' THEN
                product((2*k + 1) DOWNTO (k + 1)) <= adderout; --add to top half
                product(k DOWNTO 0) <= product(k DOWNTO 0); --refresh bootm half</pre>
        ELSIF shift_pp = '1' THEN
                product <= product SRA 1; --shift right with sign extend
                product <= product;</pre>
        END IF;
END PROCESS;
--adder adds/subtracts partial product to multiplicand
augend <= product((2*k+1) DOWNTO (k+1));</pre>
addgen : FOR i IN adderout 'RANGE
        GENERATE
                lsadder : IF i = 0 GENERATE
                        adderout(i) <= tcbuffout(i) XOR augend(i) XOR comp;</pre>
                        carries(i) <= (tcbuffout(i) AND augend(i)) OR</pre>
                                       (tcbuffout(i) AND comp) OR
                                       (comp AND augend(i));
                        END GENERATE;
                otheradder : IF i /= 0 GENERATE
                        adderout(i) <= tcbuffout(i) XOR augend(i) XOR carries(i-1);</pre>
                        carries(i) <= (tcbuffout(i) AND augend(i)) OR</pre>
                                       (tcbuffout(i) AND carries(i-1)) OR
                                       (carries(i-1) AND augend(i));
                        END GENERATE;
        END GENERATE;
        --twos comp overflow bit
        adder ovfl <= carries(k-1) XOR carries(k);
--true/complement buffer to generate two's comp of mdreg
tcbuffout <= NOT mdreg WHEN (comp = '1') ELSE mdreg;
--booth multiplier state counter
PROCESS BEGIN
        WAIT UNTIL (clock'EVENT AND clock = '1');
        IF boostate < 2*(k + 1) THEN boostate <= boostate + 1;
        ELSE boostate <= 0;
        END IF Balian Institute
END PROCESS;
--assign control signal values based on state
PROCESS(boostate)
        --assign defaults, all registers refresh
        comp <= '0';
        clr_mr <= '0';
        load mr <= '0';
        shift_mr <= '0';
        clr_md <= '0';
        load_md <= '0';
        clr pp <= '0';
        load pp <= '0';
        shift_pp <= '0';
        IF boostate = 0 THEN
                load_mr <= '1';
                load_md <= '1';
                clr_pp <= '1';
        ELSIF boostate MOD 2 = 0 THEN
                                        --boostate = 2,4,6,8 ....
                shift_mr <= '1';
```

Fifo_write : process

Examples of VHDL Descriptions wait until rising_edge(CLOCK); if RESET = '1' then http://www.elecfans.com 电子发烧友 Wraddr <= 0; elsif (Wrpulse = '1' and FULL = '0') then Fifo_memory(Wraddr) <= To_Bitvector(DATAIN);</pre> Wraddr <= (Wraddr + 1) mod m; end if; end process; Offset <= (Wraddr - Rdaddr) when (Wraddr > Rdaddr) else (m - (Rdaddr - Wraddr)) when (Rdaddr > Wraddr) EMPTY <= '1' when (Offset = 0) else '0';</pre> FULL <= '1' when (Offset = (m-1)) else '0';</pre> DATAOUT <= To_Stdlogicvector(Databuffer) when RDREQ = '0' else (others => 'Z'); end V2; ROM-based waveform generator PACKAGE rompac IS CONSTANT rom_width : POSITIVE := 3; CONSTANT addr_high : POSITIVE := 12; SUBTYPE rom_word IS BIT_VECTOR(0 TO rom_width); TYPE rom_table IS ARRAY(0 TO addr_high) OF rom_word; CONSTANT rom : rom_table := ("1100" Joliun Institute "1100", "0100", "0000", "0110", "0101", "0111", "1100", "0100", "0000", "0110", "0101", "0111"); END rompac; --WAVEFORM GENERATOR USING A ROM LOOK-UP TABLE 15-6-92 -- THE ROM IS A CONSTANT DECLARED WITHIN THE PACKAGE rompac. USE work.rompac.ALL; ENTITY romwaves IS PORT(clock : IN BIT; reset : IN BOOLEAN; waves : OUT rom_word); END romwaves; ARCHITECTURE behaviour OF romwaves IS step : NATURAL; BEGIN --address counter for rom look-up table


http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (39 of 67) [23/1/2002 4:15:09]

step_counter:PROCESS

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (40 of 67) [23/1/2002 4:15:09]

Examples of VHDL Descriptions PORT (clock,x: OUT BIT; z: IN BIT); END fsm stim; http://www.elecfans.com 电子发烧友 ARCHITECTURE behavioural OF fsm_stim IS --clock pulses : __--_----x input --each '-' represents 5 ns. clock <= '0' AFTER 0 ns, '1' AFTER 10 ns. --clock 1 '0' AFTER 20 ns. '1' AFTER 30 ns, --clock 2 '0' AFTER 40 ns Uniocially el Newhor '1' AFTER 50 ns, --clock 3 '0' AFTER 60 ns, '1' AFTER 70 ns, --clock 4 '0' AFTER 80 ns, '1' AFTER 90 ns. --clock 5 '0' AFTER 100 ns; x <= '0' AFTER 0 ns, '1' AFTER 25 ns, '0' AFTER 85 ns; END behavioural; ENTITY fsm_bench IS END fsm_bench; ARCHITECTURE structural OF fsm_bench IS COMPONENT fsm_stim PORT (clock,x: OUT BIT; z: IN BIT); END COMPONENT; COMPONENT fsm PORT (clock,x: IN BIT; z: OUT BIT); END COMPONENT; SIGNAL clock, x, z: BIT; generator:fsm_stim PORT MAP(clock,x,z); circuit:fsm PORT MAP(clock,x,z); END structural; State Machine using Variable ENTITY fsm2 IS PORT(clock,x : IN BIT; z : OUT BIT); END fsm2; ARCHITECTURE using_wait OF fsm2 IS TYPE state_type IS (s0,s1,s2,s3); BEGIN PROCESS VARIABLE state : state_type := s0; WAIT UNTIL (clock EVENT AND clock = '1'); CASE state IS WHEN s0 \Rightarrow IF x = '0' THEN state := s0; z <= '0'; state := s2; z <= '1'; END IF; WHEN s2 => IF x = '0' THEN

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (41 of 67) [23/1/2002 4:15:09]



http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (43 of 67) [23/1/2002 4:15:09]

ARCHITECTURE precomp OF patdetbench IS

```
ersive Remarkation END IF;
         WHEN s5 => IF serin = '0' THEN
                        nstate <= s0;
                                                                    http://www.elecfans.com 电子发烧友
                     ELSE
                        nstate <= s6;
                     END IF;
         WHEN s6 => IF serin = '1' THEN
                        nstate <= s8;
                     ELSE
                     nstate <= s7;
                     END IF;
        WHEN s7 => IF serin = '0' THEN
                       nstate <= s0;
                     ELSE
              Eslich heitenstate <= s8;
                     END IF;
         WHEN s8 => IF serin = '0' THEN
                       nstate <= s0;
                        nstate <= s8;
                    END IF;
         WHEN OTHERS => nstate <= s0;
      END CASE;
   END PROCESS;
   --generate output
   match <= '1' WHEN pstate = s7 ELSE '0';
--The following Design Entity defines a parameterised Pseudo-random
--bit sequence generator, it is useful for generating serial or parallel test
--(for parallel waveforms you need to add an extra output port)
-- The generic 'length' is the length of the register minus one.
-- the generics 'tap1' and 'tap2' define the feedback taps
LIBRARY ieee;
USE ieee.Std_logic_1164.ALL;
ENTITY prbsgen IS
   GENERIC(length : Positive := 8; tap1 : Positive := 8; tap2 : Positive := 4);
  PORT(clk, reset : IN Std_logic; prbs : OUT Std_logic);
END prbsgen;
ARCHITECTURE v3 OF prbsgen IS
   --create a shift register
   SIGNAL prreg : Std_logic_vector(length DOWNTO 0);
BEGIN
 --conditional signal assignment shifts register and feeds in xor value
   prreg <= (0 => '1', OTHERS => '0') WHEN reset = '1' ELSE
            (prreg((length - 1) DOWNTO 0) & (prreg(tap1) XOR prreg(tap2)))
            WHEN rising_edge(clk) ELSE prreg;
   --connect msb of register to output
   prbs <= prreg(length);</pre>
END v3;
LIBRARY ieee;
USE ieee.Std_logic_1164.ALL;
ENTITY patdetbench IS
END patdetbench;
--defining architecture for pre-synthesis functional simulation
```

```
Examples of VHDL Descriptions
       COMPONENT prbsgen
          PORT(clk, reset : IN Std_logic; prbs : OUT Std_logic);
       END COMPONENT;
                                                                         http://www.elecfans.com 电子发烧友
       COMPONENT patdet
        PORT(clock, serin, reset : IN Std_logic; match : OUT Std_logic);
       END COMPONENT;
       --configure patdet to be functional model
       FOR patdet1 : patdet USE ENTITY work.patdet(v1);
       SIGNAL clock, reset, pattern, match : Std_logic;
    BEGIN
       --clock generator
       PROCESS
          clock <= '0', '1' AFTER 50 ns;
          WAIT FOR 100 ns;
       END PROCESS;
       patgen1 : prbsgen PORT MAP (clock, reset, pattern);
       patdet1 : patdet PORT MAP (clock, pattern, reset, match);
    END precomp;
    Chess Clock
    PACKAGE chesspack IS
        SUBTYPE hours IS NATURAL;
        SUBTYPE minutes IS INTEGER RANGE 0 TO 60;
        SUBTYPE seconds IS INTEGER RANGE 0 TO 60;
        TYPE elapsed_time IS
            RECORD
               hh : hours;
                mm : minutes;
                ss : seconds;
            END RECORD;
        TYPE state IS (reset, hold, runb, runa);
        FUNCTION inctime (intime : elapsed_time) RETURN elapsed_time;
        FUNCTION zero_time RETURN elapsed_time;
    END chesspack;
    PACKAGE BODY chesspack IS
        FUNCTION inctime (intime :elapsed_time) RETURN elapsed_time IS
            VARIABLE result : elapsed_time;
        BEGIN
           result := intime;
            result.ss := result.ss + 1;
                IF result.ss = 60 THEN
                    result.ss := 0;
                    result.mm := result.mm + 1;
                    IF result.mm = 60 THEN
                     result.mm := 0;
                        result.hh := result.hh + 1;
                    END IF;
                END IF;
            RETURN result;
```

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (45 of 67) [23/1/2002 4:15:09]

END inctime; FUNCTION zero_time RETURN elapsed_time IS http://www.elecfans.com 电子发烧友 VARIABLE result : elapsed_time; BEGIN result.ss := 0; result.mm := 0; result.hh := 0; RETURN result; END zero time; END chesspack; USE WORK.chesspack.ALL; ENTITY timer IS --time_used must be inout port since signal assignment statement --reads it's value to compute the new value of time used. PORT(enable,clear,one_sec : IN BIT; time_used : INOUT elapsed_time); ARCHITECTURE behaviour OF timer IS BEGIN time_used <= zero_time WHEN clear = '1' ELSE inctime(time_used) WHEN (enable = '1' AND one_sec'EVENT AND one_sec = '1') ELSE time_used; END behaviour; USE WORK.chesspack.ALL; ENTITY chessclock IS PORT(a,b,hold_time,reset_time : IN BIT; time a, time b : INOUT elapsed time); END chessclock; ARCHITECTURE structure OF chessclock IS COMPONENT timer PORT(enable,clear,one_sec : IN BIT; time_used : INOUT elapsed_time); END COMPONENT; SIGNAL one_sec,clock,ena,enb,clear_timers : BIT := '0'; BEGIN --instantiating timers a and b timer_a : timer PORT MAP(ena,clear_timers,one_sec,time_a); timer_b : timer PORT MAP(enb,clear_timers,one_sec,time_b); controller:BLOCK --chessclock state machine SIGNAL present_state, next_state : state := reset; --state register state_reg:BLOCK BEGIN PROCESS(clock) IF (clock'EVENT AND clock = '1' AND clock'LAST_VALUE = '0') THEN present_state <= next_state; END IF; END PROCESS; END BLOCK state_reg;

Examples of VHDL Descriptions --output and feedback logic logic:BLOCK BEGIN http://www.elecfans.com 电子发烧友 PROCESS(a,b,hold_time,reset_time,present_state) VARIABLE a_b : BIT_VECTOR(0 TO 1); a_b := a&b; --aggregate assignment for case statement CASE present_state IS WHEN reset => clear_timers <= '1'; ena <= '0'; enb <= '0'; IF reset_time = '1' THEN next_state <= reset;</pre> ELSIF hold_time = '1' THEN next_state <= hold;</pre> ELSE CASE a_b IS WHEN "00" => next_state <= hold; WHEN "01" => next_state <= runa; WHEN "10" => next_state <= runb; WHEN "11" => next_state <= hold; END CASE; END IF; WHEN hold => clear_timers <= '0'; ena <= '0'; enb <= '0'; IF reset_time = '1' THEN next_state <= reset;</pre> ELSIF hold_time = '1' THEN next_state <= hold;</pre> ELSE CASE a_b IS WHEN "00" => next_state <= hold; WHEN "01" => next_state <= runa; WHEN "10" => next_state <= runb; WHEN "11" => next_state <= hold; END CASE; END IF; WHEN runa => clear timers <= '0'; ena <= '1'; IF reset_time = '1' THEN next_state <= reset;</pre> ELSIF hold_time = '1' THEN next_state <= hold;</pre> ELSIF a == '0' THEN next_state <= runa; ELSIF b = '1' THEN next_state <= hold;</pre> ELSE next_state <= runb;</pre> END IF; WHEN runb => clear_timers <= '0';</pre> ena <= '0'; enb <= '1'; IF reset_time = '1' THEN next_state <= reset;</pre> ELSIF hold_time = '1' THEN next_state <= hold;</pre> ELSIF b = '0' THEN next_state <= runb;</pre> ELSIF a = '1' THEN next_state <= hold;</pre> ELSE next_state <= runa; END IF; END CASE; END PROCESS; END BLOCK logic; END BLOCK controller; one_sec_clock:BLOCK PROCESS --process to generate one second clock one_sec <= TRANSPORT '1' AFTER 500 ms;

Examples of VHDL Descriptions							
CINCACCES one_sec <= TRANSPORT '0' AFTER 1000 ms;							
WAIT FOR 1000 ms; END PROCESS;	http://www	w.elecfans.com 电子发烧	# The state of the				
END BLOCK one_sec_clock;	nctp.//www	v. erecrans. com 电 1 及於	/X				
DS system_clock:BLOCK							
BEGIN - IS aliana haveitulia							
PROCESSprocess to generate 10Hz state machine clock BEGIN							
clock <= TRANSPORT '1' AFTER 50 ms; clock <= TRANSPORT '0' AFTER 100 ms;							
WAIT FOR 100 ms;							
END PROCESS; END BLOCK system_clock;							
END BLOCK SYSTEM_CIOCK/							
ally of New themberia Unicorally of New themberia of New April 1997 1997 1997 1997 1997 1997 1997 199							
END structure; IGDS							
	Control of the second		A STATE OF THE PARTY OF		Control of the second		_
Digital Delay Unit							
Package defining types used by the system memory							
Package defining a basic analogue type 16-bit Analogue to Digital Converter Ealien Institute							
16-bit Analogue to Digital Converter 16-bit Digital to Analogue Converter							
Top-level Digital Delay Unit including RAM and control process							
Sinewave generator for testbench Testbench for Digital Delay Unit							
Testbenom for bighter belay only the control of the control of bighter belay only the control of							
rativist Neutraphia Unicarativist Neutraphia	Uniccially of Newhorderi		Uniccraity of Newhornbr		Unicarate of Newhernbria		Unico
Package defining types used by the system memory							
PACKAGE rampac IS							
SUBTYPE addr10 IS NATURAL RANGE 0 TO 1023; SUBTYPE data16 IS INTEGER RANGE -32768 TO +32767;							
TYPE ram_array IS ARRAY(addr10'LOW TO addr10'HIGH) OF CONCEANT a wal : data16 :- 1:	lata16;						
CONSTANT z_val : data16 := -1;							
END rampac;							
ction Institute 1987 / APT Section Institute 1988 / APT Section Institute	Felien Institute	TO SERVICE CONTROL	Felion Institute	16/4 (A 14/4)	Folion Institute	198 (A 198)	
University of Kondistribite University of Kondistribite	7 Y	University of Northerhalblic	Folion Institute	University of Northeadile	Y 4	ivereity of Northbrite at Norwegila	
	7 Y		Fotion Institute	University of Rendicipalitie at Provensitie 10	Y 4		
PACKAGE adopac IS	7 Y			University of Kerthlettlerife at Navvendla DICES	Y 4		
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0;	≡ [s] o c] · Unicasily of Newhornbri		Unicersity of New themsel		E LS C S Uniccrally of Nosthembria		
PACKAGE adcpac IS							
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0;	≡ [s] o c] · Unicasily of Newhornbri		Unicersity of New themsel		E LS C S Uniccrally of Nosthembria		≡ Unio
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0;	≡ [s] o c] · Unicasily of Newhornbri		Unicersity of New themsel		E LS C S Uniccrally of Nosthembria		E Unio
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0; END adcpac;	Unicably of Neutrembri		Unicately of Neutronian at Newycaste		University of New themselfact New years to		<u>(2)</u>
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0; END adcpac; 16-bit Analogue to Digital Converter USE WORK.rampac.ALL;	≡ [s] o c] · Unicasily of Newhornbri		Unicersity of New themsel		E LS C S Uniccrally of Nosthembria		<u>(5)</u>
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0; END adcpac; 16-bit Analogue to Digital Converter USE WORK.rampac.ALL; USE WORK.adcpac.ALL; ENTITY adc16 IS	Unicasity of No. diversibility		Unicately of Neutronian at Newycaste		University of New themselfact New years to		8
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0; END adcpac; 16-bit Analogue to Digital Converter USE WORK.rampac.ALL; USE WORK.adcpac.ALL; ENTITY adc16 IS GENERIC(tconv: TIME := 10 us);converse	Unicately of Newhounted at New years	al Reweatle IGDS IGDS	Uniocacity of New Members of New York (New Yor	at Rewsalla IGDS IGDS Editor Institute	University of Neutronbria cal Newcestra	at Navesatla IGDS	<u>. [0</u>
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0; END adcpac; 16-bit Analogue to Digital Converter USE WORK rampac.ALL; USE WORK adcpac.ALL; ENTITY adc16 IS GENERIC(tconv : TIME := 10 us);convers PORT(vin : IN analogue; digout : OUT data16;input a sc : IN BIT; busy : OUT BIT);control	Unicasity of No. diversibility	al Reweatle IGDS IGDS	Unicately of No. thembre at No. yearth	at Rewsalla IGDS IGDS Editor Institute	United ally of No. thembrile active years to the second of	at Navesatla IGDS	<u></u> [9]
Package defining a basic analogue type PACKAGE adcpac IS SUBTYPE analogue IS REAL RANGE -5.0 TO +5.0; END adcpac; 16-bit Analogue to Digital Converter USE WORK rampac.ALL; USE WORK adcpac.ALL; ENTITY adc16 IS GENERIC(tconv: TIME := 10 us); PORT(vin: IN analogue; digout: OUT data16;input a	Unicately of Newhounted at New years	al Reweatle IGDS IGDS	Uniocacity of New Members of New York (New Yor	at Rewsalla IGDS IGDS Editor Institute	University of Neutronbria cal Newcestra	at Navesatla IGDS	E Unico

Examples of VHDL Descriptions						
BEGIN NOLO LU LU IGLO						
PROCESS Uniquely of We double VARIABLE digtemp: data16; elly of We doublic	Unice http://www	elecfans.com 电子发烧	Hiriocraity of Merchembria			Uniconsity of h
CONSTANT vlsb : analogue := (analogue'HIGH -	2.110.12.77	IGPS	artivovenesto			zi Neva
analogue'LOW)/REAL(2*ABS(data16'LOW)); BEGIN						COLUMN TO
digtemp := data16'LOW;						
<pre>busy <= '0'; WAIT UNTIL (sc'EVENT AND sc = '0');</pre>						
busy <= '1';						IGDS
IF vin >= (analogue LOW + (REAL(i) + 0.5)*vlsb)						·
THEN digtemp := digtemp + 1;						
Ection Institute END IF;						Belten I
END LOOP; Monthle University of Royalembile WAIT FOR toony;						j
= 0 0 digout <= digtemp;						
busy <= '0'; END PROCESS;						
Unicially a Rechamble						Uniconsity of h
IGDS Charles IGDS		IGDS		IGDS	IGDS	
	700		70			40
16-bit Digital to Analogue Converter						
USE WORK.rampac.ALL;						1.010/0
USE WORK.adcpac.ALL;						, IGUS
ENTITY dac16 IS PORT(vout : INOUT analogue; digin : IN data16;input and ou	ıtput 🖳					
en : IN BIT);latches in data						Felian I
In the decity						7 1
ARCHITECTURE behaviour OF dac16 IS CONSTANT vlsb : analogue := (analogue'HIGH - analogue'LOW)/REAL(2*ABS(data16'T.OV	ai kawasia W));				
LI BEGIN I IGDS LI II IGDS		IGDS				_ [2]
store analogue equivalent of digin on vout when negative education when the control of the con						University of It
cille END behaviour; cilleges cilleges [GDS						
						6140 UK
Top-level Digital Delay Unit including RAM and control process						
GDSVHDL model of a ram-based analogue delay system.						IGDS
USE WORK.rampac.ALL: Institute Late Ealton Institute						
USE WORK.adcpac.ALL;						
ENTITY digdel2 IS PORT(clear: IN BIT;clears address counter						Felien I
offset : IN addr10;delay control						
sigin: IN analogue; signal input signal sigout : INOUT analogue); signal output						
END digdel2;						
Uniquely a ARCHITECTURE block_struct OF digdel2VIS mbis						Unicersity of h
COMPONENT adc16						201
PORT(vin : IN analogue; digout : OUT data16;						40
sc : IN BIT; busy : OUT BIT); END COMPONENT;						
COMPONENT dac16						
PORT(vout : INOUT analogue; digin : IN data16;						IGDS
en : IN BIT); END COMPONENT;						
	not taken been to					17.17
Betten Institutepointer to ram loc			Belien Institute	20 TO SW		

```
--data output of ram
       SIGNAL ram_data_out : data16;
       SIGNAL ram data in : data16;
                                              --data input to ram
       SIGNAL clock,cs,write,suboff,adcsc,dacen,adcbusy: BIT; --internal toch wal alecfans.com 电子发烧友
    at-start conversion on positive edge of a clock at beginning of cycle a waxe of
    adcsc <= NOT clock; -- |__
    adc1 : adc16 PORT MAP (sigin,ram_data_in,adcsc,adcbusy);
    cs <= '1'; --enable ram device
    ram:BLOCK -- 16-bit * 1024 location RAM
    ram_proc:PROCESS(cs,write,address,ram_data_in)
       VARIABLE ram_data : ram_array;
       VARIABLE ram_init : BOOLEAN := FALSE;
         IF NOT(ram_init) THEN --initialise ram locations
            FOR i IN ram_data'RANGE LOOP
               ram_data(i) := 0; Unicorcity of No.thu
             END LOOP;
            ram_init := TRUE;
          END IF;
          IF cs = '1' THEN
            IF write = '1' THEN
               ram_data(address) := ram_data_in;
            ram_data_out <= ram_data(address);
            ram_data_out <= z_val;
Felien Institutend IF;
       END PROCESS;
    END BLOCK ram;
    dac1 : dac16 PORT MAP (sigout,ram_data_out,dacen);
    -- concurrent statement for 'suboff' (subtract offset) signal for counter
    suboff <= clock; -- |-----
    cntr10:BLOCK --10-bit address counter with offset control
       SIGNAL count : addr10 := 0;
    BEGIN --dataflow model of address counter
       count <= 0 WHEN clear = '1' ELSE
                ((count + 1) MOD 1024) WHEN (clock'EVENT AND clock = '1')
               ELSE count;
       address <= count WHEN suboff = '0'
                 ELSE (count - offset) WHEN ((count - offset) >= 0)
                 ELSE (1024 - ABS(count - offset));
    END BLOCK cntr10;
    control_waves:PROCESS --process to generate system control waveforms
        BEGIN
        clock <= TRANSPORT '1';</pre>
        clock <= TRANSPORT '0' AFTER 10 us; -- |-----
        dacen <= TRANSPORT '1',
                          '0' AFTER 5 us; -- ----
        write <= TRANSPORT '1' AFTER 13 us, -- |_
         It was a factor of AFTER 17 us;
```

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html~(51~of~67)~[23/1/2002~4:15:09~] + 1.5.000 + 1.5.0

```
http://www.elecfans.com 电子发烧友
8-bit Analogue to Digital Converter
--8-bit analogue to digital converter
--demonstrates use of LOOP and WAIT statements
ENTITY adc8 IS
   GENERIC(tconv : TIME := 10 us);
                                                   --conversion time
   PORT(vin : IN REAL RANGE 0.0 TO +5.0;
                                                 --unipolar input
         digout : OUT NATURAL RANGE 0 TO 255;
                                                   --output
         sc : IN BIT; busy : OUT BIT);
                                                   --control
END adc8;
ARCHITECTURE behaviour OF adc8 IS
BEGIN
   PROCESS
     VARIABLE digtemp : NATURAL;
      CONSTANT vlsb : REAL := 5.0/256; --least significant bit value
   BEGIN
     digtemp := 0;
      WAIT UNTIL (sc'EVENT AND sc = '0'); --falling edge on sc starts conv
      busy <= '1';
                                          -- flag converter busy
      WAIT FOR tconv;
                                           --conversion time
      FOR i IN 0 TO 255 LOOP
                                           --do ramp-up conversion
         IF vin >= REAL(i)*vlsb
         THEN IF digtemp = 255 THEN EXIT;
                ELSE digtemp := digtemp + 1;
              END IF;
         ELSE EXIT;
         END IF;
     END LOOP;
     digout <= digtemp;
                            --output result
     busy <= '0';
                            --flag end of conversion
   END PROCESS;
END behaviour;
8-bit Unipolar Successive Approximation ADC
--8-bit unipolar successive approximation analogue to digital converter
--demonstrates use of LOOP and WAIT statements
ENTITY adcsc8 IS
   PORT(vin : IN REAL RANGE 0.0 TO +5.0;
                                                  --unipolar analogue input
         digout : OUT BIT_VECTOR(7 DOWNTO 0);
                                                  --digital output
         clock, sc : IN BIT; busy : OUT BIT);
                                                   --clock & control
END adcsc8;
ARCHITECTURE behaviour OF adcsc8 IS
        SIGNAL v_estimate : REAL RANGE 0.0 TO +5.0;
```

Examples of VHDL Descriptions BEGIN PROCESS http://www.elecfans.com 电子发烧友 CONSTANT v_lsb : REAL := 5.0/256; --least significant bit value BEGIN WAIT UNTIL (sc'EVENT AND sc = '0'); --falling edge on sc starts conv v_estimate <= 0.0; --initialise v_estimate digout <= "00000000"; --clear SAR register busy <= '1'; --flag converter busy FOR i IN digout'RANGE LOOP --loop for each output bit WAIT UNTIL (clock'EVENT AND clock = '1'); v_estimate <= v_estimate + (REAL(2**i))*v_lsb;</pre> digout(i) <= '1'; WAIT UNTIL (clock'EVENT AND clock = '1'); IF v estimate >= vin THEN v_estimate <= v_estimate - (REAL(2**i))*v_lsb;</pre> digout(i) <= '0'; END IF; END LOOP; busy <= '0'; --flag end of conversion END PROCESS; END behaviour; TTL164 Shift Register ENTITY dev164 IS PORT(a, b, nclr, clock : IN BIT; q : BUFFER BIT_VECTOR(0 TO 7)); END dev164; ARCHITECTURE version1 OF dev164 IS BEGIN PROCESS(a,b,nclr,clock) BEGIN IF nclr = '0' THEN q <= "00000000"; ELSE IF clock'EVENT AND clock = '1' FOR i IN q'RANGE LOOP IF i = 0 THEN $q(i) \ll (a \text{ AND } b);$ ELSE $q(i) \le q(i-1);$ END IF; END LOOP; END IF; END IF; END PROCESS; Felon END version1; Behavioural description of an 8-bit Shift Register

```
Examples of VHDL Descriptions
 -8-bit universal shift register modelled using a process
    ENTITY shftreg8 IS
        PORT(clock, serinl, serinr : IN BIT; --clock and serial inputs http://www.elecfans.com 电子发烧友
            mode : IN BIT_VECTOR(0 TO 1);
            -- "00" : disabled; "10" : shift left; "01" : shift right; "11" : Parallel
    load:
            parin : IN BIT_VECTOR(0 TO 7);
                                              --parallel inputs
            parout : OUT BIT_VECTOR(0 TO 7)); --parallel outputs
    ARCHITECTURE behavioural OF shftreg8 IS
    BEGIN
            PROCESS
                    --declare variable to hold register state
                    VARIABLE state : BIT_VECTOR(0 TO 7) := "00000000";
                    --synchronise process to rising edges of clock
                    WAIT UNTIL clock EVENT AND clock = '1';
                    CASE mode IS
                    WHEN "00" =>
                                   state := state; --disabled
                    WHEN "10" =>
                            FOR i IN 0 TO 7 LOOP
    left
                            IF i = 7 THEN
                                    state(i) := serinl;
                                    state(i) := state(i + 1);
                            END IF;
                            END LOOP;
                    WHEN "01" =>
                            FOR i IN 7 DOWNTO 0 LOOP --shift
    right
                            IF i = 0 THEN
                                    state(i) := serinr;
                            ELSE
                                 Unicestate(i)nt: state(i - 1);
                            END IF;
                            END LOOP;
                    WHEN "11" => state := parin; --parallel
    load
                    --assign variable to parallel output port
                    parout <= state;
            END PROCESS;
    END behavioural;
    Structural Description of an 8-bit Shift Register
    ENTITY dtff IS
        GENERIC(initial : BIT := '1'); --initial value of q
        PORT(d, clock : IN BIT; q : BUFFER BIT := initial);
    END dtff;
    ARCHITECTURE zero_delay OF dtff IS
        q <= d WHEN (clock'EVENT AND clock = '1');
    END zero_delay;
    --Structural model of an 8-bit universal shift register
    --makes use of D-type flip flop component and generate statement
    ENTITY shftreg8 IS
       PORT(clock, serinl, serinr : IN BIT; mode : IN BIT_VECTOR(0 TO 1);
          parin : IN BIT_VECTOR(0 TO 7);
```


and1: andg port map(

```
ARCHITECTURE generated OF addn IS
   SIGNAL carries : BIT_VECTOR(0 TO n);
                                                                     http://www.elecfans.com 电子发烧友
BEGIN
addgen : FOR i IN addend'RANGE
   GENERATE
      lsadder : IF i = 0 GENERATE
         sum(i) <= addend(i) XOR augend(i) XOR carry_in;</pre>
         carries(i) <= (addend(i) AND augend(i)) OR</pre>
                       (addend(i) AND carry_in) OR
                       (carry_in AND augend(i));
         END GENERATE;
      otheradder : IF i /= 0 GENERATE
         sum(i) <= addend(i) XOR augend(i) XOR carries(i-1);</pre>
         carries(i) <= (addend(i) AND augend(i)) OR</pre>
                        (addend(i) AND carries(i-1)) OR
                        (carries(i-1) AND augend(i));
         END GENERATE;
   END GENERATE;
   carry_out <= carries(n);</pre>
   overflow <= carries(n-1) XOR carries(n);</pre>
END generated;
A Variety of Adder Styles
-- Single-bit adder
_____
library IEEE;
use IEEE.std_logic_1164.all;
entity adder is click heitliche
    port (a : in std_logic;
         b : in std_logic;
          cin : in std_logic;
       usum : out std_logic;
          cout : out std_logic);
end adder;
description of adder using concurrent signal assignments
architecture rtl of adder is
begin
    sum <= (a xor b) xor cin;
    cout <= (a and b) or (cin and a) or (cin and b);
end rtl;
-- description of adder using component instantiation statements
--Miscellaneous Logic Gates
use work.gates.all;
architecture structural of adder is
    signal xor1_out,
           and1_out,
           and2_out,
           orl_out : std_logic;
begin
   xor1: xorg port map(
                in1 => a.
                in2 => b,
                out1 => xor1_out);
    xor2: xorg port map(
                in1 => xor1_out,
                in2 => cin,
               out1 => sum);
```


Examples of VHDL Descriptions						
in2 => b, Belian Institute out1 => and1_out); Institute	Followski / /www	w.elecfans.com 电子发烧	sa Belien Institute			
or1: org port map(w.electans.com 电1及》				
in1 => a, ai ktuvesella in2 => b,						
out1 => or1_out);						
and2: andg port map(
cilvenessis inl => cin, cilvenessis						
in2 => or1_out, out1 => and2_out);						
or2: org port map(
in1 => and1_out, in2 => and2_out,						
out1 => cout);						
end structural;						
<u> </u>						
Botton T. N-bit adder Botton Institute						
The width of the adder is determined by generic N						
library IEEE; alidamenta						
use IEEE.std_logic_1164.all; entity adderN is						
generic(N : integer := 16);						
port (a : in std_logic_vector(N downto 1); b : in std_logic_vector(N downto 1);						
cin : in std_logic;						
<pre>sum : out std_logic_vector(N downto 1); cout : out std_logic);</pre>						
end adderN;						
architecture structural of adderN is [Structure of adderN is Soluth Institute of Structure of S						
port (a ga: in std_logic;						
Betten Installe b : in std_logic; cin : in std_logic;						
University of Summaria: Out std_logic; University of Kandelining						
end component;						
signal carry : std_logic_vector(0 to N); Uniquely & begin the						
carry(0) <= cini)S						
cout <= carry(N);						
instantiate a single-bit adder N times gen: for I in 1 to N generate						
add: adder port map(
[GDS]						
<pre>sum => sum(I), cout => carry(I));</pre>						
end generate;						
end structural;						
behavioral implementation of the N-bit adder architecture behavioral of adderN is						
Unicacity a begin oria Unicacity al Nochembria						
cluded pl: process(a, b, cin) cluded variable vsum: std_logic_vector(N downto 1);						
variable carry : std_logic;						
begin carry := cin;						
http://www.ami.holton.ac.uk/courseware/adveda/	-1-11/-1-11		. (7) [22/1	(2002 4 15 02 3		

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (57 of 67) [23/1/2002 4:15:09]


state <= state0;



http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (59 of 67) [23/1/2002 4:15:09]



http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (60 of 67) [23/1/2002 4:15:09]



http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (61 of 67) [23/1/2002 4:15:10]

Examples of VHDL Descriptions state <= state2; end if; http://www.elecfans.com 电子发烧友 when state3 => if id < x"7" then state <= state0; elsif id = x"9" then state <= state4; end if; when state4 => if id = x"b" then state <= state0; else state <= state4; end if; end case; ton Institute end process; --assign moore state outputs; y <= "00" when (state=state0) else "10" when (state=state1 or state=state3) else --assign mealy output; $w <= \,\, '\,0\,'$ when (state=state3 and id < $x\,''\,7\,'')$ else '1'; end archmealy1; Multiplexer 16-to-4 using if-then-elsif-else Statement library ieee; use ieee.std_logic_1164.all; entity mux is port(a, b, c, d: in std_logic_vector(3 downto 0); in std_logic_vector(1 downto 0); out std_logic_vector(3 downto 0)); end mux; architecture archmux of mux is $mux4_1$: process (a, b, c, d) begin if s = "00" then x <= a; elsif s = "01" then x <= b; elsif s = "10" then end if; end process mux4_1; end archmux; Multiplexer 16-to-4 using Conditional Signal Assignment Statement library ieee; use ieee.std_logic_1164.all; entity mux is port(

```
Examples of VHDL Descriptions
            a, b, c, d: in std_logic_vector(3 downto 0);
                             in std logic vector(1 downto 0);
                             out std_logic_vector(3 downto 0));
            x:
                                                                        ■ http://www.elecfans.com 电子发烧友
    end mux;
    architecture archmux of mux is
             x \le a when (s = "00") else
                 b when (s = "01") else
                 c when (s = "10") else
    end archmux;
    Multiplexer 16-to-4 using Selected Signal Assignment Statement
    library ieee;
    use ieee.std_logic_1164.all;
    entity mux is port(
                             in std_logic_vector(3 downto 0);
            a, b, c, d:
            s:
                             in std_logic_vector(1 downto 0);
                             out std_logic_vector(3 downto 0));
            \mathbf{x}:
    end mux;
    architecture archmux of mux is
    begin
             with s select
             x \le a \text{ when "00"},
                 b when "01",
                 c when "10",
                  d when "11",
                  (others => 'X') when others;
    end archmux;
    Miscellaneous Logic Gates
     -- package with component declarations
    library IEEE;
    use IEEE.std_logic_1164.all;
    package gates is
        component andg
            generic (tpd_hl : time := 1 ns;
                    tpd_lh : time := 1 ns);
            port (in1, in2 : std_ulogic;
                  out1 : out std_ulogic);
        end component;
        component org
            generic (tpd_hl : time := 1 ns;
                     tpd_lh : time := 1 ns);
            port (in1, in2 : std_logic;
                  out1 : out std_logic);
         end component;
         component xorg
            generic (tpd_hl : time := 1 ns;
                      tpd_lh : time := 1 ns);
             port (in1, in2 : std_logic;
                  out1 : out std_logic);
        end component;
    end gates;
```

http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (63 of 67) [23/1/2002 4:15:10]


http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (64 of 67) [23/1/2002 4:15:10]

generic (tpd_hl : time := 1 ns;

port (in1, in2 : std_logic; out1 : out std_logic);

tpd_lh : time := 10ns); Newherbic

Examples of VHDL Descriptions end xorg; architecture only of xorg is begin http://www.elecfans.com 电子发烧友 p1: process(in1, in2) variable val : std_logic; begin val := in1 xor in2; case val is when '0' => out1 <= '0' after tpd_hl; when '1' => out1 <= '1' after tpd_lh; when others => out1 <= val; end case; end process; end only; M68008 Address Decoder --Address decoder for the m68008 --asbar must be '0' to enable any output --csbar(0) : X"00000" to X"01FFF" --csbar(1) : X"40000" to X"43FFF" --csbar(2) : X"08000" to X"0AFFF" --csbar(3): X"E0000" to X"E01FF" library ieee; use ieee.std_logic_1164.all; entity addrdec is s Nethumbiis port (asbar : in std_logic; address : in std_logic_vector(19 downto 0); csbar : out std_logic_vector(3 downto 0)) ; end entity addrdec; architecture v1 of addrdec is begin csbar(0) <= '0' when ((asbar = '0') and | | | ((address >= X"00000") and (address <= X"01FFF"))) else '1'; csbar(1) <= '0' when ((asbar = '0') and((address >= X"40000") and (address <= X"43FFF"))) else '1'; csbar(2) <= '0' when ((asbar = '0') and((address >= X"08000") and (address <= X"0AFFF"))) else '1'; csbar(3) <= '0' when ((asbar = '0') and((address >= X"E0000") and (address <= X"E01FF"))) else '1'; end architecture v1; **Highest Priority Encoder**



http://www.ami.bolton.ac.uk/courseware/adveda/vhdl/vhdlexmp.html (67 of 67) [23/1/2002 4:15:10]

http://www.elecfans.com 电子发烧友

A website devoted to the provision of on-line computer-based distance learning via the internet.

The Centre for Remote Access to Learning (CRAL) specialises in developing high quality teaching material for delivery via the internet. Examples of our work and the techniques developed are available **here** and also at the **online campus** at Bolton Institute. Commissions vary in size from a small item that supports conventional classroom-based teaching to an entire degree course delivered via the internet.

A specialist **team** of graphic designers and computer programmers works with academic staff to ensure that the material produced is professional in the way it is presented, the teaching is based on sound principles and the effectiveness of learning can be monitored and properly assessed.



A dedicated installation of web servers and powerful "number-crunching" computers at Bolton Institute provides a reliable service to distance learning students, including remote access to computer aided design (CAD) software. **More details**.

The **CRAL video** describes how the Centre was established and funded by the DfEE under the *Centres of Excellence* initiative. It lasts seven minutes and was produced entirely in-house.

CRAL supports the business community too; for details please follow this **link** to our commercial web design and development service.

