# **NOVA Microhypervisor Interface Specification**

Udo Steinberg udo@hypervisor.org

June 24, 2020



Copyright © 2006–2011 Udo Steinberg, Technische Universität Dresden

Copyright © 2012–2013 Udo Steinberg, Intel Corporation

Copyright © 2014–2016 Udo Steinberg, FireEye, Inc.

Copyright © 2019-2020 Udo Steinberg, BedRock Systems, Inc.

This specification is provided "as is" and may contain defects or deficiencies which cannot or will not be corrected. The author makes no representations or warranties, either expressed or implied, including but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement that the contents of the specification are suitable for any purpose or that any practice or implementation of such contents will not infringe any third party patents, copyrights, trade secrets or other rights.

The specification could include technical inaccuracies or typographical errors. Additions and changes are periodically made to the information therein; these will be incorporated into new versions of the specification, if any.

# Contents

ı	Int	roductio	n														1
1	System Architecture								2								
п	Ba	Basic Abstractions 3									3						
2	Kerr	nel Object	S														4
	2.1	Protection	n Doma	ain													4
				pace													4
				Space													4
	2.2			Space ext													4
	2.3	Schedulin	o Cont	text								<b>)</b> .	• •	•		 •	5
	2.4	Portal .			. <b></b> 			 								 	5
	2.5																5
		•															
Ш	Ap	plication	n Pro	grammin	g Interf	face											6
3	Data	Types															7
٠	3.1	Capability	V									 				 	7
	0.1			oability													7
				Capability													7
		3.	.1.2.1	PD Object	Capabili	ity						 				 	7
		3.	.1.2.2	EC Object	Capabili	ıty						 				 	7
		3.	.1.2.3	SC Object													7
			.1.2.4	PT Object													8
			.1.2.5	SM Object													8
				Capability													8
	2.2			Capability													8
	3.2 3.3			tor													8 9
	3.3	User Tille	au Coi	illioi biock							• •	 	• •	• •	• •	 •	9
4	Нур	ercalls															10
	4.1	Definition	1S									 				 	10
			• 1	ll Numbers													10
				odes													10
		-		ype													10
			able Ty														11
				ility Attribut													11
	4.2			ility Attribut													11 12
	4.2																12
				l													13
	4.3			· · · · · · ·													13
	5			rotection Do													14
				execution Co													15
				cheduling C													17
				ortal													18

Ap	ppendix	50
1.5	Calling Convention	46
75		45
	7.4.2 User Thread Control Block	45
	7.4.1 Hypervisor Information Page	45
7.4		45
		44
1.3		43
		42 43
7.0		42
		42
7.1	Boot State	42
ABI:		42
0.5	Canning Convention	39
6.5		39
		38
		36 37
6.4		36
<i>C</i> 4		35
	6.3.1 Architectural Events	35
6.3	Event-Specific Capability Selectors	35
6.2	Virtual Memory	34
	6.1.2 Root Protection Domain	34
J.1	6.1.1 NOVA Microhypervisor	34
6.1	Boot State	34
	aarch64	34
Ap	oplication Binary Interface	33
5.3	Hypervisor Information Page	31
		30
		30
3.2		30
5.2		29 30
	5.1.1 ELF Image Loading	29
5.1	Microhypervisor	29
Boot	ting	29
	4.5.2 Assign Device	28
		27
4.5	Interrupt and Device Assignment	27
	4.4.6 Control Hardware	26
	4.4.5 Control Semaphore	25
	$oldsymbol{arepsilon}$	24
		23
		20
4.4		20 20
4.4		19
	5.1 5.2 5.3 <b>Ap</b> <b>ABI</b> 6.1 6.2 6.3 6.4 6.5 <b>ABI</b> 7.1	4.4.1 Control Protection Domain 4.4.2 Control Secution Context 4.4.3 Control Scheduling Context 4.4.4 Control Scheduling Context 4.4.5 Control Semaphore 4.4.6 Control Hardware 4.5 Interrupt and Device Assignment 4.5.1 Assign Interrupt 4.5.2 Assign Device  Booting 5.1.1 ELF Image Loading 5.1.2 Special Resource Access 5.2 Root Protection Domain 5.2.1 Initial Configuration 5.2.1.1 Object Space 5.2.1.2 Memory Space 5.3 Hypervisor Information Page  Application Binary Interface  ABI aarch64 6.1 Boot State 6.1.1 NOVA Microhypervisor 6.1.2 Root Protection Domain 6.2 Virtual Memory 6.3 Event-Specific Capability Selectors 6.3.1 Marchitectural Events 6.4.1 Hypervisor Information Page 6.4.1 Hypervisor Brofamin Surutures 6.4.1 Hypervisor Dependent Structures 6.4.3 Message Transfor Descriptor 6.5 Calling Convention 6.7 Virtual Memory 6.8 Event-Specific Capability Selectors 6.1.1 NOVA Microhypervisor Events 6.1.1 NOVA Microhypervisor Events 6.1.2 Root Protection Domain 6.3 Virtual Memory 6.3 Event-Specific Capability Selectors 6.3.1 Architectural Events 6.4.1 Hypervisor Information Page 6.4.2 User Thread Control Block 6.4.3 Message Transfor Descriptor 6.5 Calling Convention 7.1.1 NOVA Microhypervisor Events 7.1.1 NOVA Microhypervisor Events 7.3.1 Architectural Events 7.3.2 Microhypervisor Events 7.3.2 Microhypervisor Events 7.4.1 Hypervisor Information Page 7.4.2 User Thread Control Block 7.4.3 Message Transfor Descriptor

В	Bibliography	53
	ConsoleC.1 Memory-Buffer ConsoleC.2 UART Console	
D	Download	55




## **Notation**

Throughout this document, the following symbols are used:

- Indicates that the value of this parameter or field is **undefined**. Future versions of this specification may define a meaning for the parameter or field.
- \_ Indicates that the value of this parameter or field is **ignored**. Future versions of this specification may define a meaning for the parameter or field.
- **■** Indicates that the value of this parameter or field is **unchanged**. The microhypervisor will preserve the value across hypercalls.





# 1 System Architecture

The NOVA OS Virtualization Architecture facilitates the coexistence of multiple legacy guest operating systems and a multi-server user-mode framework on a single platform [7]. The core system leverages virtualization technology provided by modern x86 or ARM platforms and comprises the NOVA microhypervisor and one or more Virtual-Machine Monitors (VMMs).




Figure 1.1: System Architecture

Figure 1.1 shows the structure of the system. The microhypervisor is the only component running in privileged root/kernel mode. It isolates the user-level servers, including the virtual-machine monitor, from one another by placing them in different address spaces in unprivileged root/user mode. Each legacy guest operating system runs in its own virtual-machine environment in non-root mode and is therefore isolated from the other components.

Besides isolation, the microhypervisor also provides mechanisms for partitioning and delegation of platform resources, such as CPU time, physical memory, I/O ports and hardware interrupts and for establishing communication paths between different protection domains.

The virtual-machine monitor handles virtualization faults and implements virtual devices that enable legacy guest operating systems to function in the same manner as they would on bare hardware. Providing this functionality outside the microhypervisor in the VMM considerably reduces the size of the trusted computing base for all applications that do not require virtualization support.

The architecture and interfaces of the VMM and the multi-server user-mode framework are not described in this document.

# Part II Basic Abstractions

# 2 Kernel Objects

#### 2.1 Protection Domain

- 1. The Protection Domain (PD) is a unit of protection and isolation.
- 2. Access to a Protection Domain (PD) is controlled by a PD Object Capability (CAP<sub>OBJpp</sub>).
- 3. A PD is composed of a set of spaces that store Capabilities (CAP) to kernel objects or platform resources that can be accessed by ECs within that PD. The following subsections detail these spaces.

## 2.1.1 Object Space

- 1. Each empty slot of the Object Space (SPC<sub>OBJ</sub>) contains a Null Capability (CAP<sub>0</sub>).
- 2. Each non-empty slot of the Object Space (SPC<sub>OBJ</sub>) contains an Object Capability (CAP<sub>OBJ</sub>) that refers to a kernel object.

#### 2.1.2 Memory Space

- 1. Each empty slot of the Memory Space (SPC<sub>MEM</sub>) contains a Null Capability (CAP<sub>0</sub>).
- 2. Each non-empty slot of the Memory Space (SPC<sub>MEM</sub>) contains a Memory Capability (CAP<sub>MEM</sub>) that refers to a page frame in physical memory.

## 2.1.3 I/O Port Space

- 1. Each empty slot of the I/O Port Space (SPC<sub>PIO</sub>) contains a Null Capability (CAP<sub>0</sub>).
- 2. Each non-empty slot of the I/O Port Space (SPC<sub>PIO</sub>) contains a I/O Port Capability (CAP<sub>PIO</sub>) that refers to an I/O port.

## 2.2 Execution Context

- 1. The Execution Context (EC) is an abstraction for an activity within a PD.
- 2. Access to an Execution Context (EC) is controlled by an EC Object Capability (CAPOBIRC).
- 3. An EC is permanently bound to the PD in which it was created.
- 4. An EC may optionally have an SC bound to it.
- 5. There exist two flavors of execution context:
  - Threads
  - Virtual CPUs
- 6. An EC comprises the following state:
  - Reference to PD (2.1)
  - Event Selector Base (SEL<sub>EVT</sub>) (??)
  - User Thread Control Block (UTCB) (3.3)
  - CPU Number (CPU) registers (architecture dependent)
  - Floating Point Unit (FPU) registers (architecture dependent)

## 2.3 Scheduling Context

- 1. The Scheduling Context (SC) is a unit of dispatching and prioritization.
- 2. Access to a Scheduling Context (SC) is controlled by an SC Object Capability (CAP<sub>OBJsc</sub>).
- 3. An SC is permanently bound to exactly one physical CPU.
- 4. At any point in time, an SC is bound to exactly one EC.
- 5. Donation of an SC to another EC temporarily binds the SC to that other EC.
- 6. A scheduling context comprises the following state:
  - Reference to EC (2.2)
  - Time quantum
  - Priority

## 2.4 Portal

- 1. A Portal (PT) represents a dedicated entry point into the PD in which the portal was created.
- 2. Access to a Portal (PT) is controlled by a PT Object Capability (CAP<sub>OBJet</sub>).
- 3. A PT is permanently bound to exactly one EC.
- 4. A portal comprises the following state:
  - Reference to EC (2.2)
  - Message Transfer Descriptor (MTD) (??)
  - Entry instruction pointer
  - Portal Identifier (PID)

## 2.5 Semaphore

- 1. A Semaphore (SM) provides a means to synchronize execution and interrupt delivery by selectively blocking and unblocking execution contexts.
- 2. Access to a Semaphore (SM) is controlled by a SM Object Capability (CAPOBISM).

# Part III Application Programming Interface

# 3 Data Types

## 3.1 Capability

A Capability (CAP) is a reference to a resource plus associated auxiliary data, such as access permissions.

Capabilities are opaque and immutable for applications – they cannot be inspected or modified directly; instead applications refer to a Capability via a Capability Selector (SEL).

## 3.1.1 Null Capability

A Null Capability (CAP<sub>0</sub>) does not refer to anything and carries no permissions.

## 3.1.2 Object Capability

An Object Capability (CAP<sub>OBJ</sub>) is stored in the Object Space (SPC<sub>OBJ</sub>) of a PD and refers to a kernel object.

#### 3.1.2.1 PD Object Capability

A PD Object Capability (CAP<sub>OBJpD</sub>) refers to a Protection Domain (PD) and carries the following permissions:



```
CTRL ctrl pd permitted if set.

PD create pd permitted if set.
```


EC PT SM create\_ec, create\_pt, create\_sm permitted it set.

SC create\_sc permitted if set.

ASSIGN assign\_dev permitted if set.

#### 3.1.2.2 EC Object Capability

An EC Object Capability (CAPOBJEC) refers to an Execution Context (EC) and carries the following permissions:




```
CTRL ctrl_ec permitted if set.
```

BIND<sub>PT</sub> create\_pt can bind a Portal (PT) to the EC if set.

BIND<sub>SC</sub> create\_sc can bind a Scheduling Context (SC) to the EC if set.

#### 3.1.2.3 SC Object Capability

An SC Object Capability (CAP<sub>OBJsc</sub>) refers to a Scheduling Context (SC) and carries the following permissions:



CTRL ctrl\_sc permitted if set.


#### 3.1.2.4 PT Object Capability

A PT Object Capability (CAP<sub>OBJer</sub>) refers to a Portal (PT) and carries the following permissions:



#### 3.1.2.5 SM Object Capability

An SM Object Capability (CAP<sub>OBJsM</sub>) refers to a Semaphore (SM) and carries the following permissions:



 $\begin{array}{ll} \text{CTRL}_{\text{UP}} & \text{ctrl\_sm} \text{ (Up) permitted if set.} \\ \text{CTRL}_{\text{DN}} & \text{ctrl\_sm} \text{ (Down) permitted if set.} \\ \text{ASSIGN} & \text{assign\_int permitted if set.} \\ \end{array}$ 

## 3.1.3 Memory Capability

A Memory Capability (CAP<sub>MEM</sub>) is stored in the Memory Space (SPC<sub>MEM</sub>) of a PD, refers to a 4KB page frame, and carries the following permissions:




R the memory page is readable if set.
W the memory page is writable if set.

X the memory page is executable if set.

## 3.1.4 I/O Port Capability

A I/O Port Capability (CAP<sub>PI0</sub>) is stored in the I/O Port Space (SPC<sub>PI0</sub>) of a PD, refers to an I/O port, and carries the following permissions:



A the I/O port is accessible if set.

## 3.2 Capability Selector

A Capability Selector (SEL) is a user-visible unsigned number as follows:

- An Object Capability Selector (SEL<sub>OBJ</sub>) serves as an index into the Object Space (SPC<sub>OBJ</sub>) of a Protection Domain (PD) and selects a slot that either contains an Object Capability (CAP<sub>OBJ</sub>) or a Null Capability (CAP<sub>O</sub>).
- A Memory Capability Selector (SEL<sub>MEM</sub>) serves as an index into the Memory Space (SPC<sub>MEM</sub>) of a Protection Domain (PD) and selects a slot that either contains a Memory Capability (CAP<sub>MEM</sub>) or a Null Capability (CAP<sub>0</sub>).
- A I/O Port Capability Selector (SEL<sub>PIO</sub>) serves as an index into the I/O Port Space (SPC<sub>PIO</sub>) of a Protection Domain (PD) and selects a slot that either contains a I/O Port Capability (CAP<sub>PIO</sub>) or a Null Capability (CAP<sub>0</sub>).

#### 3.3 User Thread Control Block

Each host EC (local/global thread) has its own User Thread Control Block (UTCB), which is mapped into the Memory Space (SPC<sub>MEM</sub>) of the PD in which that EC is executing. A guest EC (virtual CPU) does not have a UTCB.

The UTCB always has a size of one page (4096 bytes) and is used as inbox/outbox during IPC as follows:

- ipc\_call transfers a message from the UTCB of the caller EC to the UTCB of the callee EC.
- ipc\_reply transfers a message from the UTCB of the callee EC to the UTCB of the caller EC.

#### **Data Transfer**


The data transfer from one UTCB to another UTCB by the microhypervisor is defined as follows:

- The data transfer is performed by the CPU on which the caller/callee EC execute.
- The data is copied from low words to high words, beginning with word<sub>0</sub>.
- The granularity of the loads and stores used for copying is **undefined**.
- Loads from and stores to the UTCB are non-atomic and use relaxed memory ordering.

To ensure proper visibility of loads and stores with relaxed memory ordering, application programs are expected to access a UTCB only from the EC to which that UTCB is bound.


#### **64-bit Architectures**

A 64-bit UTCB consists of 512 message words. Each message word has a size of 8 bytes.



#### 32-bit Architectures

A 32-bit UTCB consists of 1024 message words. Each message word has a size of 4 bytes.



# 4 Hypercalls

## 4.1 Definitions

## 4.1.1 Hypercall Numbers

Each hypercall is identified by a unique number. The following hypercalls are currently defined:

Number	Hypercall	Section
0x0	ipc_call	4.2.1
0x1	ipc_reply	4.2.2
0x2	create_pd	4.3.1
0x3	create_ec	4.3.2
0x4	create_sc	4.3.3
0x5	create_pt	4.3.4
0x6	create_sm	4.3.5
0x7	ctrl_pd	4.4.1
8x0	ctrl_ec	4.4.2
0x9	ctrl_sc	4.4.3
0xa	ctrl_pt	4.4.4
0xb	ctrl_sm	4.4.5
0xc	ctrl_hw	4.4.6
0xd	$assign\_int$	4.5.1
0xe	assign_dev	4.5.2
0xf	reserved for future use	

## 4.1.2 Status Codes

Hypercalls return a status code to indicate success or failure. The following status codes are currently defined:

Number	Status Code	Description
0x0	SUCCESS	Operation Successful
0x1	TIMEOUT	Operation Timeout
0x2	ABORTED	Operation Abort
0x3	OVRFLOW	Operation Overflow
0x4	BAD_HYP	Invalid Hypercall
0x5	BAD_CAP	Invalid Capability
<b>0</b> x6	BAD_PAR	Invalid Parameter
0x7	$BAD_FTR$	Invalid Feature
8x0	BAD_CPU	Invalid CPU Number
<b>0</b> x9	BAD_DEV	Invalid Device ID
0xa	INS_MEM	Insufficient Memory †

## 4.1.3 Space Type

Number	TYPE <sub>SPC</sub>	Contains	Indexed By	Description
0x0	SPC <sub>OBJ</sub>	CAP <sub>OBJ</sub>	SEL <sub>OBJ</sub>	Object Space
0x1	SPC <sub>MEM</sub>	$CAP_{MEM}$	SEL <sub>MEM</sub>	Memory Space
0x2	SPC <sub>PIO</sub>	$CAP_{PIO}$	SEL <sub>PIO</sub>	I/O Port Space

<sup>&</sup>lt;sup>†</sup>Planned, but currently not implemented. May change during a future implementation.

## 4.1.4 Table Type

Number	TYPE <sub>TBL</sub>	Description
0x0	CPU_HST	CPU Page Table for Host Accesses
0x1	$CPU\_GST$	CPU Page Table for Guest Accesses
0x2	DMA_HST	DMA Page Table for Host Accesses
0x3	$DMA\_GST$	DMA Page Table for Guest Accesses

## 4.1.5 Cacheability Attributes

Number	ATTR <sub>CA</sub>	Description
0x0	DEV	Device
0x1	DEV_E	Device, Early Ack
0x2	DEV_RE	Device, Early Ack, Reordering
0x3	DEV_GRE	Device, Early Ack, Reordering, Gathering
0x4	-	reserved
0x5	MEM_NC	Memory, Inner/Outer Non-Cacheable
<b>0</b> x6	MEM_WT	Memory, Inner/Outer Write-Through
0x7	MEM_WB	Memory, Inner/Outer Write-Back

## 4.1.6 Shareability Attributes

Number	$\mathbf{ATTR}_{\mathrm{SH}}$	Description
0x0	NONE	Not Shareable
0x1	-	reserved
0x2	OUTER	Outer Shareable
0x3	TNNER	Inner Shareable

## 4.2 Communication

#### 4.2.1 IPC Call

#### Parameters:

#### Flags:



#### **Description:**

Sends a message from EC<sub>CURRENT</sub> (caller) to the EC (callee) to which the specified Portal (PT) is bound. Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } must refer to a PT Object Capability (CAP<sub>OBJpt</sub>) with permission CALL.

If the hypercall completed successfully:

- If **T=0** (**No Timeout**): If the callee **EC** was busy handling another request, then the caller **EC** has helped run that request to completion, i.e. until the callee **EC** became available again.
- The microhypervisor has transferred a message from the UTCB of the caller EC to the UTCB of the callee EC. The content of that message is defined by the MTD mtd, which has been passed from the caller EC to the callee EC.
- The hypercall returns once the callee EC has issued an ipc\_reply. Upon return, the UTCB of the caller EC and the parameter mtd have been updated by the reply message.
- The Current Scheduling Context (SC<sub>CURRENT</sub>) has been donated to the callee EC upon ipc\_call and returned back upon ipc\_reply, thereby accounting the entire handling of the request to SC<sub>CURRENT</sub>.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } did not refer to a PT Object Capability (CAP<sub>OBJPT</sub>) or that capability had insufficient permissions.

#### BAD\_CPU

• Caller EC and callee EC are on different CPUs.

#### **TIMEOUT**

• The callee EC is busy handling another request – only if **T=1** (**Timeout**).

#### **ABORTED**

• The callee EC is dead and the operation aborted.

#### 4.2.2 IPC Reply

#### Parameters:

#### Flags:



#### **Description:**

Sends a reply message from  $EC_{CURRENT}$  (callee) back to the caller EC (if one exists) and subsequently waits for the next incoming message.

If the hypercall completed successfully:

- If a caller **EC** exists:
  - The microhypervisor has transferred a reply message from the UTCB of the callee EC back to the UTCB of the caller EC.
  - The content of that reply message is defined by the MTD mtd, which has been passed from the callee EC back to the caller EC.
  - The Current Scheduling Context (SC<sub>CURRENT</sub>) that had been donated to the callee EC upon ipc\_call
    has been returned back to the caller EC.
- ECCURRENT blocks until the next incoming message arrives on any Portal (PT) bound to it.

#### Status:

This hypercall does not return directly.

Instead, when the next message arrives via a subsequent ipc.call to any Portal (PT) bound to the callee EC:

- The microhypervisor passes the Portal Identifier (PID) of the called PT to the callee EC.
- The UTCB of the callee EC and the parameter mtd have been updated by the incoming message.
- Execution of the callee EC continues at the Instruction Pointer (IP) configured in the called PT.

## 4.3 Object Creation

#### 4.3.1 Create Protection Domain

#### Parameters:

#### Flags:



#### **Description:**

Creates a new Protection Domain (PD).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission PD.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- A new Protection Domain (PD) has been created.
- The resources for the created PD were accounted to the PD referred to by { PD\_CURRENT, SELOBJ own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to a PD Object Capability (CAP<sub>OBJPD</sub>) for the created PD.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sel } did not refer to a Null Capability (CAP<sub>0</sub>).

#### INS\_MEM †

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for PD creation.


<sup>†</sup>Planned, but currently not implemented. May change during a future implementation.

#### 4.3.2 Create Execution Context

#### Parameters:

```
status = create_ec (SEL<sub>OBJ</sub>
                                sel,
                                               // Created EC
                                               // Owner PD
                       SEL<sub>OB1</sub>
                                own,
                                               // UTCB Address (Page Number)
                       SEL_{MEM}
                                utcb,
                       UINT
                                               // CPU Number
                                cpu,
                       UINT
                                               // Initial Stack Pointer
                                sp,
                                               // Event Selector Base
                       SELEVE
                                evt);
```

#### Flags:



#### **Description:**

Creates a new Execution Context (EC).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission EC.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- If V=0,G=0 (Local Thread): A new host Execution Context (EC) has been created with its UTCB mapped at virtual page number utcb and its initial Stack Pointer (SP) set to sp. Portals (PTs) can subsequently be bound to that EC and the EC will run whenever any of those bound portals is called.
- If V=0,G=1 (Global Thread): A new host Execution Context (EC) has been created with its UTCB mapped at virtual page number utcb and its initial Stack Pointer (SP) set to sp. The EC will generate a startup exception the first time a Scheduling Context (SC) is bound to it.
- If **V=1** (**Virtual CPU**): A new guest Execution Context (EC) has been created. The EC will generate a startup exception the first time a Scheduling Context (SC) is bound to it. The parameters utcb, sp and the G-flag were ignored.
- The created EC will be able to use FPU instructions only if the F-flag is set. Otherwise any FPU access by that EC will generate an exception.
- The created EC is bound to the PD referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } on CPU cpu with its Event Selector Base (SEL<sub>EVT</sub>) set to evt.
- The resources for the created EC were accounted to the PD referred to by { PD\_CURRENT, SEL\_OBJ own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an EC Object Capability (CAP<sub>OBJEC</sub>) for the created EC.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).

#### BAD\_CPU

• The CPU number is invalid.

#### **BAD\_FTR**

• Virtual CPUs are not supported on the machine.

#### BAD\_PAR

• UTCB region is not free or outside the user-addressable memory range.

INS\_MEM †

• {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  own } had insufficient memory resources for EC creation.




 $<sup>^\</sup>dagger Planned,$  but currently not implemented. May change during a future implementation.

#### 4.3.3 Create Scheduling Context

#### Parameters:

#### Flags:



#### **Description:**

Creates a new Scheduling Context (SC).

Prior to the hypercall:

- { PDCIRRENT, SELOR1 own } must refer to a PD Object Capability (CAPORTER) with permission SC.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } must refer to an EC Object Capability (CAP<sub>OBJEC</sub>) with permission BIND<sub>SC</sub>.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- A new Scheduling Context (SC) has been created.
- The created SC is bound to the EC referred to by { PD\_CURRENT, SEL\_OBJ ec } on the CPU of that EC with its scheduling parameters set to quantum and priority.
- The resources for the created SC were accounted to the PD referred to by { PD\_CURRENT, SEL\_OBJ own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an SC Object Capability (CAP<sub>OBJsc</sub>) for the created SC.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD\_CURRENT, SEL\_OBJ ec } did not refer to a EC Object Capability (CAP\_OBJ\_EC) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- Binding the SC to the EC failed, e.g. because the EC is a local EC.

#### BAD\_PAR

• Time quantum or priority was zero.

#### INS\_MEM †

• { PD<sub>CURRENT</sub>, SEL<sub>0BJ</sub> own } had insufficient memory resources for SC creation.

<sup>†</sup>Planned, but currently not implemented. May change during a future implementation.

#### 4.3.4 Create Portal

#### Parameters:

#### Flags:



#### **Description:**

Creates a new Portal (PT).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission PT.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } must refer to an EC Object Capability (CAP<sub>OBJ<sub>EC</sub></sub>) with permission BIND<sub>PT</sub>.
- {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- A new Portal (PT) has been created.
- The created PT is bound to the EC referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } on the CPU of that EC, with its portal Instruction Pointer (IP) set to ip, its initial MTD set to 0 and its initial PID set to 0.
- The resources for the created PT were accounted to the PD referred to by { PD\_CURRENT, SELOBJ own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an PT Object Capability (CAP<sub>OBJPT</sub>) for the created PT.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } did not refer to a EC Object Capability (CAP<sub>OBJEC</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- Binding the PT to the EC failed, e.g. because the EC is not a local EC.

#### INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for PT creation.

<sup>†</sup>Planned, but currently not implemented. May change during a future implementation.

#### 4.3.5 Create Semaphore

#### Parameters:

#### Flags:



#### **Description:**

Creates a new Semaphore (SM).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission SM.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).

If the hypercall completed successfully:

- A new Semaphore (SM) has been created.
- The created SM has its initial counter value set to cnt.
- The resources for the created SM were accounted to the PD referred to by { PD\_CURRENT, SELOBJ own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an SM Object Capability (CAP<sub>OBJSM</sub>) for the created SM.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).

#### INS\_MEM †

• { PD<sub>CURRENT</sub>, SEL<sub>OB1</sub> own } had insufficient memory resources for SM creation.

<sup>†</sup>Planned, but currently not implemented. May change during a future implementation.


## 4.4 Object Control

#### 4.4.1 Control Protection Domain

#### Parameters:

```
// Protection Domain: Source
status = ctrl_pd (SEL<sub>OB1</sub> spd,
                    SELORI dpd,
                                          // Protection Domain: Destination
                   SEL
                          src,
                                          // Base Selector: Source
                   SEL
                                          // Base Selector: Destination
                          dst,
                   UINT
                                          // Order
                          ord,
                   UINT pmm,
                                          // Permission Mask
                                          // Space Type
                   TYPE_{SPC} spc,
                                          // Table Type
                   TYPETBL tbl,
                   ATTR_{CA} ca,
                                          // Cacheability Attribute
                   ATTR<sub>SH</sub> sh);
                                          // Shareability Attribute
```

#### Flags:



#### **Description:**

Takes capabilities from the Source Protection Domain (PD) and grants them to the Destination Protection Domain (PD) and thereby optionally reduces the permissions of the destination capabilities.

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> spd } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission CTRL.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission CTRL.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } must not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) for PD<sub>NOVA</sub>.
- SEL src and SEL dst must be order-aligned, i.e. src≡0 (mod 2<sup>ord</sup>) and dst≡0 (mod 2<sup>ord</sup>).
- TYPE<sub>SPC</sub> spc and TYPE<sub>TBL</sub>, tbl must be valid, i.e. supported by the architecture.
- ATTR<sub>CA</sub> ca and ATTR<sub>SH</sub> sh must be valid, i.e. supported by the architecture.

If the hypercall completed successfully:

- If spc=SPC<sub>OBJ</sub>: All CAP<sub>OBJ</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>OBJ</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>OBJ</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>OBJ</sub> in the destination selector range were revoked. The parameters tbl, ca and sh were ignored.
- If  $spc=SPC_{MEM}$ : All  $CAP_{MEM}$  and  $CAP_{\emptyset}$  from source SEL range { PD spd, SEL\_{MEM} src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL\_{MEM} dst...dst+2<sup>ord</sup>-1 }. Any pre-existing  $CAP_{MEM}$  in the destination selector range were revoked.
- If spc=SPC<sub>PIO</sub>: All CAP<sub>PIO</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>PIO</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>PIO</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>PIO</sub> in the destination selector range were revoked. The parameters tbl, ca and sh were ignored.
- The permissions of each destination capability were masked by computing the logical AND of the permissions of the respective source capability and the permission mask pmm, i.e.
  - for bits set (1) in pmm, the respective permissions were *inherited* from the source capability.
  - for bits clear (0) in pmm, the respective permissions were *removed* for the destination capability.
- If the source capability was a Null Capability (CAP<sub>0</sub>) or if the destination capability would have had zero permissions after masking, then the destination capability is now a Null Capability (CAP<sub>0</sub>).
- The resources for storing the granted capabilities were accounted to the PD referred to by { PD\_CURRENT, SEL\_OBJ dpd }.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> spd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } referred to a PD Object Capability (CAP<sub>OBJpp</sub>) for PD<sub>NOVA</sub>.

#### BAD\_PAR

- SEL src or SEL dst was not order-aligned.
- SEL src+2<sup>ord</sup>-1 or SEL dst+2<sup>ord</sup>-1 was larger than the maximum selector number.
- If spc=SPC<sub>PIO</sub>: SEL src was not equal to SEL dst.
- TYPE<sub>SPC</sub> spc or TYPE<sub>TBL</sub> tbl was not valid, i.e. not supported by the architecture.
- ATTR<sub>CA</sub> ca or ATTR<sub>SH</sub> sh was not valid, i.e. not supported by the architecture.

#### INS\_MEM †

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } had insufficient memory resources for allocating the storage required for granting all destination capabilities. This constitutes a partial failure of the operation, because those destination capabilities, for which storage allocation succeeded or storage already existed, have been granted.

<sup>†</sup>Planned, but currently not implemented. May change during a future implementation.

#### 4.4.2 Control Execution Context

#### Parameters:

```
status = ctrl_ec (SEL<sub>OBJ</sub> ec);  // Execution Context
```

#### Flags:



#### **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } must refer to a EC Object Capability (CAP<sub>OBJFC</sub>) with permission CTRL.

If the hypercall completed successfully:

- The EC referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } has been forced to enter the microhypervisor. It will generate a recall exception prior to its next exit from the microhypervisor and will traverse through the respective Portal (PT).
- If **S=0** (**Weak**): the hypercall returns as soon as the recall exception has been *pended*, i.e. the EC may not have entered the microhypervisor yet.
- If **S=1** (**Strong**): the hypercall returns as soon as the recall exception has been *observed*, i.e the EC will have entered the microhypervisor.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } did not refer to a EC Object Capability (CAP<sub>OBJEC</sub>) or that capability had insufficient permissions.

## 4.4.3 Control Scheduling Context

#### Parameters:

#### Flags:



#### **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sc } must refer to an SC Object Capability (CAP<sub>OBJ<sub>SC</sub></sub>) with permission CTRL.

If the hypercall completed successfully:

• The microhypervisor has returned the total consumed execution time in ticks for the SC referred to by {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sc }.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP


• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sc } did not refer to an SC Object Capability (CAP<sub>OBJsc</sub>) or that capability had insufficient permissions.



#### 4.4.4 Control Portal

#### Parameters:

#### Flags:



#### **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } must refer to a PT Object Capability (CAP<sub>OBJpt</sub>) with permission CTRL.

If the hypercall completed successfully:

- The microhypervisor has set the Portal Identifier (PID) to pid and the Message Transfer Descriptor (MTD) to mtd for the Portal referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt }.
- Subsequent portal traversals will use the new MTD and return the new PID.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CAP


• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } did not refer to a PT Object Capability (CAP<sub>OBJPT</sub>) or that capability had insufficient permissions.



#### 4.4.5 Control Semaphore

#### Parameters:

#### Flags:



#### **Description:**

Prior to the hypercall:

- If D=0 (Up): {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sm } must refer to a SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) with permission CTRL<sub>UP</sub>.
- If D=1 (Down): {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sm } must refer to a SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) with permission CTRL<sub>DN</sub>.

If the hypercall completed successfully:

- If **D=0** (**Up**): if there were **EC**s blocked on the semaphore, then the microhypervisor has released the first of those blocked **EC**s. Otherwise, the microhypervisor has incremented the semaphore counter. The deadline timeout value and the Z-flag were ignored.
- If **D=1** (**Down**): if the semaphore counter was larger than zero, then the microhypervisor has decremented the semaphore counter (**Z=0**) or set it to zero (**Z=1**). Otherwise, the microhypervisor has blocked EC<sub>CURRENT</sub> on the semaphore. If the deadline timeout value was non-zero, EC<sub>CURRENT</sub> unblocks with a timeout status when the architectural timer reaches or exceeds the specified ticks value.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### **TIMEOUT**

• If **D=1**: Down operation aborted when the timeout triggered.

#### **OVRFLOW**

• If **D=0**: Up operation aborted because the semaphore counter would overflow.

#### BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } did not refer to a SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) or that capability had insufficient permissions.


#### BAD\_CPU

• If **D=1** on an interrupt semaphore: Attempt to wait for the interrupt on a different CPU than the CPU to which that interrupt has been routed.

#### 4.4.6 Control Hardware

#### Parameters:

#### Flags:



#### **Description:**

Performs a firmware call via SMC.

Prior to the hypercall:

- PD<sub>CURRENT</sub> must be the Root Protection Domain (PD<sub>ROOT</sub>).
- Flags must be set to 0b1111 to indicate a firmware call.
- The SMC number must be passed in arg0 and must represent an atomic SIP SMC.
- The SMC parameters must be passed in arg1... arg6.

If the hypercall completed successfully:

• The SMC return values will be passed in arg0 ... arg3.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_HYP

• The hypercall was not issued from the Root Protection Domain (PD<sub>ROOT</sub>).

#### BAD\_PAR

• The flags value was not **0b1111** or the SMC did not represent an atomic SIP call.

#### BAD\_FTR

• The CPU does not support SMCs.

## 4.5 Interrupt and Device Assignment

## 4.5.1 Assign Interrupt

#### Parameters:

#### Flags:

G	P	T	M
3	2	1	0

#### **Description:**

Configures an interrupt and routes it to the specified CPU.

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } must refer to a SM Object Capability (CAP<sub>OBJSN</sub>) with permission ASSIGN.
- CAP<sub>OBJ<sub>SM</sub></sub> must refer to an interrupt semaphore and thereby identifies the interrupt.

If the hypercall completed successfully:

- The interrupt referred to by { PD<sub>CURRENT</sub>, SEL<sub>OB</sub>) sm } has been routed to the CPU cpu.
- Mask
  - **M=0**: The interrupt is now unmasked, i.e. it will be signaled on the semaphore.
  - M=1: The interrupt is now masked, i.e. it will not be signaled on the semaphore.
- Trigger
  - **T=0**: The interrupt is now configured for edge-triggered operation.
  - T=1: The interrupt is now configured for level-triggered operation.
- Polarity
  - **P=0**: The interrupt is now configured for active-high operation.
  - P=1: The interrupt is now configured for active-low operation.
- Guest
  - **G=0**: The interrupt is now host-owned.
  - **G=1**: The interrupt is now guest-owned (VM pass-through).
- If the interrupt is an MSI, only the PCI device referred to by dev will be authorized to generate that MSI. The device driver must program the returned msi\_addr and msi\_data values into the MSI registers of that device to ensure proper interrupt operation. If the interrupt is pin-based, the parameter dev was ignored and the parameters msi\_addr and msi\_data return 0.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_CPU

• The specified CPU number was invalid.

#### BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } did not refer to a SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) or that capability had insufficient permissions.
- CAP<sub>OBJ<sub>SM</sub></sub> did not refer to an interrupt semaphore.

#### 4.5.2 Assign Device

#### Parameters:

#### Flags:



#### **Description:**

Assigns the specified device (\*) to the specified Protection Domain (PD):

- ARM: dev encodes the SID of the device and also the SMMU resources (stream mapping group, translation context) to be used for managing that device.
- x86: dev encodes the BDF of the device. There are no SMMU resources needed.

Prior to the hypercall:

- PD<sub>CURRENT</sub> must be the Root Protection Domain (PD<sub>ROOT</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd } must refer to a PD Object Capability (CAP<sub>OBJer</sub>) with permission ASSIGN.
- { PD<sub>NOVA</sub>, SEL<sub>MEM</sub> smmu } must refer to the physical address of an SMMU device.
- The SID/BDF and SMMU resources encoded in dev must be supported by the hardware (see 6.4.1).
- TYPE<sub>TBL</sub> tbl must refer to a DMA page table.

If the hypercall completed successfully:

- The device, referred to by the SID/BDF in dev, has been assigned to the Protection Domain (PD) referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd }.
- DMA transactions issued by that device will be managed using the SMMU resources encoded in dev. Prior users of those SMMU resources have been unconfigured.
- DMA transactions issued by that device will be translated by the DMA page table referred to by TYPE<sub>TBL</sub> tbl of the assigned PD.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### BAD\_HYP

• The hypercall was not issued from the Root Protection Domain (PD<sub>ROOT</sub>).

#### **BAD\_DEV**

• { PD<sub>NOVA</sub>, SEL<sub>MEM</sub> smmu } did not refer to the physical address of an SMMU device.

#### BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.

#### BAD\_PAR

• At least one of the parameters dev or tbl was not valid.

<sup>\*</sup>See the architecture-specific binding for encoding details.

# 5 Booting

## 5.1 Microhypervisor

#### 5.1.1 ELF Image Loading

The bootloader must load the NOVA microhypervisor into physical memory according to the physical addresses (PhysAddr) and memory sizes (MemSiz) of all loadable (PT\_LOAD) program segments defined in the NOVA microhypervisor ELF image. The following is an example:

```
readelf -1 hypervisor.elf
```

Elf file type is EXEC (Executable file)

#### Entry point 0x48000000

There are 2 program headers, starting at offset 64

#### Program Headers:

Type	Offset	VirtAddr	PhysAddr
	FileSiz	MemSiz	Flags Align
LOAD	0x000000000000000000000000000000000000	0x0000000048000000	0x0000000048000000
	0x00000000000000268	0x0000000000001000	RWE 0x8
LOAD	00800000000000000000000000000000000000	0x0000ff8000001000	0x0000000048001000
	0x0000000000000e960	0x000000000fff000	RWE 0x800

In cases where the physical address range defined in the ELF image is suboptimal, the bootloader may optionally shift all loadable program segments lower or higher in physical memory, by applying an offset, subject to the following constraints:

- The same offset must be applied to each loadable program segment and to the entry point.
- The offset must be a multiple of 2MiB, i.e. PhysAddr<sub>NEW</sub> = PhysAddr<sub>ELF</sub>  $\pm$  n  $\times$  2MiB.
- The entire physical memory region occupied by the NOVA microhypervisor must be RAM.

After loading the NOVA microhypervisor into physical memory, the bootloader must invoke the entry point of the ELF image with architecture-specific preconditions (ARM, x86).

## **5.1.2 Special Resource Access**

Possession of a PD Object Capability (CAP<sub>OBJPD</sub>) for PD<sub>NOVA</sub> allows the caller to invoke the ctrl\_pd hypercall to take resources from the NOVA Protection Domain and grant them to another Protection Domain. In addition to memory regions not claimed by the NOVA microhypervisor, the following capabilities can be taken:

#### **Interrupt Semaphores**

{  $PD_{NOVA}$ ,  $SEL_{OBJ}$  1024...1024+INT<sub>NUM</sub> } refer to  $CAP_{OBJ_{SM}}$  for interrupt semaphores, where  $INT_{NUM}$  is the maximum number of supported interrupts, as indicated by the HIP. These capabilities can be used with the assign\_int and ctrl\_sm hypercalls.

#### **Console Signaling Semaphore**

{  $PD_{NOVA}$ ,  $SEL_{OBJ}$   $SEL_{NUM}-1$  } refers to a  $CAP_{OBJ_{SM}}$  for the signaling semaphore of the NOVA memory-buffer console. This capability can be used with the  $ctrl\_sm$  hypercall.

#### 5.2 Root Protection Domain

After the NOVA microhypervisor has initialized the system, it creates the following initial kernel objects:

- PD<sub>ROOT</sub> the Root Protection Domain
- EC<sub>ROOT</sub> the Root Execution Context (executing in PD<sub>ROOT</sub>)
- SC<sub>ROOT</sub> the Root Scheduling Context (bound to EC<sub>ROOT</sub>)

The Root Protection Domain (PD<sub>ROOT</sub>) is responsible for bootstrapping the other components of the user-mode framework by creating additional kernel objects, loading additional images, assigning resources, etc.

## 5.2.1 Initial Configuration

Prior to invoking the entry point of the Root Protection Domain (PD<sub>ROOT</sub>) ELF image, using the Root Execution Context (EC<sub>ROOT</sub>), the NOVA microhypervisor sets up PD<sub>ROOT</sub> as follows.

#### 5.2.1.1 Object Space

The object space contains the following initial capabilities:

```
• { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-1 } refers to a PD Object Capability (CAP<sub>OBJen</sub>) for PD<sub>NOVA</sub>.
```

- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-2 } refers to a PD Object Capability (CAP<sub>OBJen</sub>) for PD<sub>ROOT</sub>.
- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-3 } refers to a EC Object Capability (CAP<sub>OBJEC</sub>) for EC<sub>ROOT</sub>.
- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-4 } refers to a SC Object Capability (CAP<sub>OBJ<sub>SC</sub></sub>) for SC<sub>ROOT</sub>.

All other {  $PD_{ROOT}$ ,  $SEL_{OBJ}$  } refer to a Null Capability (CAP<sub>0</sub>).

The value of SEL<sub>NUM</sub> is conveyed in the Hypervisor Information Page (HIP).

#### 5.2.1.2 Memory Space

#### **ELF Program Segments**

The microhypervisor maps the root protection domain into virtual memory according to the virtual addresses (VirtAddr) and memory sizes (MemSiz) of all loadable (PT\_LOAD) program segments defined in the root protection domain ELF image.

#### **Hypervisor Information Page**

The microhypervisor maps the Hypervisor Information Page (HIP) into the memory space 4KB below the end of user-accessible virtual memory. The virtual address of the HIP is passed to EC<sub>ROOT</sub> during startup.


#### **UTCB**

The microhypervisor maps the User Thread Control Block of EC<sub>ROOT</sub> into the memory space 4KB below the address of the HIP.

All other {  $PD_{ROOT}$ ,  $SEL_{MEM}$  } refer to a Null Capability (CAP<sub>0</sub>).

# 5.3 Hypervisor Information Page

The Hypervisor Information Page (HIP) conveys information about the platform and configuration to the Root Protection Domain (PD<sub>ROOT</sub>) and has the following layout:



All HIP fields are unsigned values, unless stated otherwise, and have the following meaning:

#### Signature

The value 0x41564f4e identifies the NOVA microhypervisor.

#### Checksum

The checksum is valid if 16bit-wise addition of the entire HIP contents produces a value of 0.

#### Length

Length of the entire **HIP** in bytes.

#### **NOVA Start/End Address**

Physical start and end address of the NOVA microhypervisor image.

#### **MBUF Start/End Address**

Physical start and end address of the memory buffer console region (see C.1).

#### **ROOT Start/End Address**

Physical start and end address of the root protection domain image.

#### **UEFI System Table Address**

#### **ACPI RSDP Address**

#### **Timer Frequency**

Timer tick frequency in Hz.

#### SEL<sub>NUM</sub>

Total number of capability selectors in each object space.

#### $\textbf{SEL}_{HST/ARCH}$

Number of capability selectors required for handling architectual host events. (ARM, x86)

#### **SEL**<sub>HST/NOVA</sub>

Number of additional capability selectors required for handling additional host events. (ARM, x86)

#### $\textbf{SEL}_{GST/ARCH}$

Number of capability selectors required for handling architectual guest events. (ARM, x86)

#### SEL<sub>GST/NOVA</sub>

Number of additional capability selectors required for handling additional guest events. (ARM, x86)

#### $CPU_{NUM}$

Total number of CPUs that are online.

#### $\mathsf{INT}_{\mathsf{NUM}}$

Total number of interrupts that can be used via interrupt semaphores.

#### **Features**

Supported platform features.

#### **Architecture-Dependent**

Architecture-dependent part. (ARM, x86)

# Part IV Application Binary Interface

# 6 ABI aarch64

#### 6.1 Boot State

#### 6.1.1 NOVA Microhypervisor

The bootloader must set up the CPU register state as follows when it transfers control to the NOVA microhypervisor:

Register	Value / Description
IP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
X0	Physical address of the Flattened Device Tree [4] (FDT) that describes the system hardware
X1	Physical address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image
Other	~

Furthermore, the following preconditions must be satisfied:

- The CPU must execute in EL2 (hypervisor mode) or EL3 (monitor mode).
- Paging (MMU) must be disabled (SCTLR\_ELx.M=0).
- D-Cache must be disabled (SCTLR\_ELx.C=0).
- Interrupts must be disabled (PSTATE.DAIF=0b1111).
- The address range corresponding to the microhypervisor image must be clean to the Point of Coherence.
- All DMA activity targeting the physical memory region occupied by the microhypervisor must be quiesced. That physical memory region should also be protected against DMA accesses on systems with an SMMU.

#### 6.1.2 Root Protection Domain

The NOVA microhypervisor sets up the CPU register state as follows when it transfers control to the Root Execution Context (EC<sub>ROOT</sub>):

Register	Value / Description
IP	Virtual address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image entry point
SP	Virtual address of the Hypervisor Information Page (HIP)
X0	€ <sup>†</sup>
X1	≡ <sup>†</sup>
X2	≡ <sup>†</sup>
0ther	~

# 6.2 Virtual Memory

The accessible virtual memory range for user applications is 0 - 0x7ffffffffff.

<sup>†</sup>The register contains its preserved original value from the point when control was transferred from the bootloader to the microhypervisor.

# 6.3 Event-Specific Capability Selectors

For the delivery of exception/intercept messages, the microhypervisor performs an implicit portal traversal.

The selector for the destination portal ( $SEL_{OBJ}$ ) is determined by adding the exception/intercept number to  $SEL_{EVT}$  of the affected execution context and that selector must refer to a PT Object Capability ( $CAP_{OBJ_{PT}}$ ).

#### 6.3.1 Architectural Events

SEL <sub>OBJ</sub>	Exception / Intercept	SEL <sub>OBJ</sub>	<b>Exception / Intercept</b>
SEL <sub>EVT</sub> + 0x0	Unknown Reason	$\overline{SEL_{EVT} + 0x20}$	Instruction Abort (lower EL)
$SEL_{EVT} + 0x1$	Trapped WFI or WFE	$SEL_{EVT} + 0x21$	Instruction Abort (same EL)
$SEL_{EVT} + 0x2$	reserved	$SEL_{EVT} + 0x22$	PC Alignment Fault
$SEL_{EVT} + 0x3$	Trapped MCR or MRC	$SEL_{EVT} + 0x23$	reserved
$SEL_{EVT} + 0x4$	Trapped MCRR or MRRC	$SEL_{EVT} + 0x24$	Data Abort (lower EL)
$SEL_{EVT} + 0x5$	Trapped MCR or MRC	$SEL_{EVT} + 0x25$	Data Abort (same EL)
$SEL_{EVT} + 0x6$	Trapped LDC or STC	$SEL_{EVT} + 0x26$	SP Alignment Fault
$SEL_{EVT} + 0x7$	SVE, SIMD, FPU	$SEL_{EVT} + 0x27$	reserved
$SEL_{EVT} + 0x8$	Trapped VMRS Access	$SEL_{EVT} + 0x28$	Trapped FPU (AArch32)
$SEL_{EVT} + 0x9$	Trapped PAuth Instruction	$SEL_{EVT} + 0x29$	reserved
$SEL_{EVT} + 0xa$	reserved	$SEL_{EVT} + 0x2a$	reserved
$SEL_{EVT} + 0xb$	reserved	$SEL_{EVT} + 0x2b$	reserved
$SEL_{EVT} + 0xc$	Trapped MRRC	$SEL_{EVT} + 0x2c$	Trapped FPU (AArch64)
$SEL_{EVT} + 0xd$	reserved	$SEL_{EVT} + 0x2d$	reserved
$SEL_{EVT} + 0xe$	Illegal Execution State	SEL <sub>EVT</sub> + 0x2e	reserved
$SEL_{EVT} + 0xf$	reserved	$SEL_{EVT} + 0x2f$	SError
$SEL_{EVT} + 0x10$	reserved	$SEL_{EVT} + 0x30$	Breakpoint (lower EL)
$SEL_{EVT} + 0x11$	SVC (from AArch32 State)*	$SEL_{EVT} + 0x31$	Breakpoint (same EL)
$SEL_{EVT} + 0x12$	HVC (from AArch32 State)	$SEL_{EVT} + 0x32$	Software Step (lower EL)
$SEL_{EVT} + 0x13$	SMC (from AArch32 State)	$SEL_{EVT} + 0x33$	Software Step (same EL)
$SEL_{EVT} + 0x14$	reserved	$SEL_{EVT} + 0x34$	Watchpoint (lower EL)
$SEL_{EVT} + 0x15$	SVC (from AArch64 State)*	$SEL_{EVT} + 0x35$	Watchpoint (same EL)
$SEL_{EVT} + 0x16$	HVC (from AArch64 State)	$SEL_{EVT} + 0x36$	reserved
$SEL_{EVT} + 0x17$	SMC (from AArch64 State)	$SEL_{EVT} + 0x37$	reserved
$SEL_{EVT} + 0x18$	Trapped MSR or MRS	$\frac{SEL_{EVT}}{} + 0x38$	BKPT (AArch32)
$SEL_{EVT} + 0x19$	Trapped SVE	$\frac{SEL_{EVT}}{} + 0x39$	reserved
$SEL_{EVT} + 0x1a$	Trapped ERET	$SEL_{EVT} + 0x3a$	Vector Catch (AArch32)
$SEL_{EVT} + 0x1b$	reserved	$SEL_{EVT} + 0x3b$	reserved
$SEL_{EVT} + 0x1c$	reserved	$SEL_{EVT} + 0x3c$	BRK (AArch64)
$SEL_{EVT} + 0x1d$	reserved	$SEL_{EVT} + 0x3d$	reserved
SEL <sub>EVT</sub> + 0x1e	reserved	$SEL_{EVT} + 0x3e$	reserved
$SEL_{EVT} + 0x1f$	reserved	$SEL_{EVT} + 0x3f$	reserved

Please refer to [2] for more details on each of these events.

#### 6.3.2 Microhypervisor Events

SEL <sub>OBJ</sub>	Event
SEL <sub>EVT</sub> + SEL <sub>ARCH</sub> + 0x0	Startup
$SEL_{EVT} + SEL_{ARCH} + 0x1$	Recall
$SEL_{EVT} + SEL_{ARCH} + 0x2$	Virtual Timer

The value of SEL<sub>ARCH</sub> depends on the origin of the event:

- $SEL_{ARCH} = SEL_{HST/ARCH}$  (0x40) for events that occurred in the host.
- SEL<sub>ARCH</sub> = SEL<sub>GST/ARCH</sub> (0x40) for events that occurred in the guest.

<sup>\*</sup>These events may be handled by the microhypervisor, in which case they will not cause portal traversals.

# **6.4 Architecture-Dependent Structures**

# 6.4.1 Hypervisor Information Page



#### **FDT Address**

Physical address of the Flattened Device Tree (0xfffffffffffffff if not present).

#### $\mathsf{SMG}_{\mathsf{NUM}}$

Number of SMMU stream mapping groups.

#### $\text{CTX}_{\text{NUM}}$

Number of SMMU translation contexts.



# **6.4.2 User Thread Control Block**

	VMCR	ELRSR	+0x2a0	
LR15	LR	14	+0x290	
LR13	LR12		+0x280	
LR11	LR	10	+0x270	
LR9	LI	₹8	+0x260	GIC
LR7	LI	₹6	+0x250	
LR5	LI	R4	+0x240	
LR3	LI	R2	+0x230	
LR1	LI	80		
CNTVOFF_EL2	CNTKC'	ΓL_EL1	+0x210 }	TMR
CNTV_CTL_EL0	CNTV_C	/AL_ELO		TIVIIX
HCR_EL2	HPFA	R_EL2	+0x1f0	
FAR_EL2	ESR	_EL2	i	EL2
SPSR_EL2	ELR	_EL2	+0x1d0	L:L2
VMPIDR_EL2	VPID	R_EL2	+0x1c0	
	MDSC	R_EL1	+0x1b0	
SCTLR_EL1	VBAR	EL1	+0x1a0	
AMAIR_EL1	MAIR	EL1	+0x190	
TCR_EL1	TTBR	1_EL1	+0x180	
TTBR0_EL1	AFSR1_EL1			EL1
AFSR0_EL1	FAR_EL1		+0x160	
ESR_EL1	SPSR	LEL1	+0x150	
ELR_EL1	CONTEXTIDR_EL1		+0x140	
TPIDR_EL1	SP_EL1		+0x130	
	IFSR	DACR	+0x120 }	A32
SPSR_und SPSR_irq	SPSR_fiq	SPSR_abt		H32
TPIDRRO_EL0	TPID	R_EL0	+0x100	
SP_EL0	X	30	+0x0f0	
X29	X28		+0x0e0	
X27	X26		+0x0d0	
X25	X24		+0x0c0	
X23	X22		+0x0b0	
X21	X20		+0x0a0	
X19	X18		+0x090	
X17	X16		+0x080	EL0
X15	X14		+0x070	
X13	X12		+0x060	
X11	X10		+0x050	
Х9	X8		+0x040	
Х7	X	6	+0x030	
X5	X4		+0x020	
Х3	X	2	+0x010	
X1	Х	0		

#### **6.4.3 Message Transfer Descriptor**

The Message Transfer Descriptor (MTD), which controls the subset of the architectural state transferred during exceptions and intercepts, as described in Section ??, has the following layout:



Each MTD bit controls the transfer of the listed architectural state to/from the respective fields in the UTCB (6.4.2) as follows:

- State with access r can be read from the architectural state into the UTCB.
- State with access w can be written from the UTCB into the architectural state.

MTD Bit	Access	<b>Host Exception State</b>	Guest Intercept State
POISON	W	Kills the EC	Kills the EC
GPR	rw	X0 X30	X0 X30
EL0_SP	rw	SP_EL0	SP_EL0
EL0_IDR	rw	TPIDR_EL0, TPIDRRO_EL0	TPIDR_EL0, TPIDRRO_EL0
A32_SPSR	rw	-	SPSR_ABT, SPSR_FIQ, SPSR_IRQ, SPSR_UND
A32_DACR_IFSR	rw	-	DACR, IFSR
EL1_SP	rw	-	SP_EL1
EL1_IDR	rw	-	TPIDR EL1, CONTEXTIDR EL1
EL1_ELR_SPSR	rw	_	ELR_EL1, SPSR_EL1
EL1_ESR_FAR	rw	-	ESR_EL1, FAR_EL1
EL1_AFSR	rw	-	AFSR0_EL1, AFSR1_EL1
EL1_TTBR	rw	-	TTBR0_EL1, TTBR1_EL1
EL1_TCR	rw	-	TCR_EL1
EL1_MAIR	rw	-	MAIR_EL1, AMAIR_EL1
EL1_VBAR	rw	-	VBAR_EL1
EL1_SCTLR	rw	-	SCTLR_EL1
EL1_MDSCR	rw	-	MDSCR_EL1
EL2_IDR	rw	- 0	VPIDR_EL2, VMPIDR_EL2
EL2_ELR_SPSR	rw	ELR_EL2, SPSR_EL2	ELR_EL2, SPSR_EL2
EL2_ESR_FAR	r	ESR_EL2, FAR_EL2	ESR_EL2, FAR_EL2
EL2_HPFAR	r	-	HPFAR_EL2
EL2_HCR	rw		HCR_EL2
TMR	rw	<u> </u>	CNTV_CVAL_ELO, CNTV_CTL_ELO
ITIK	I W	_	CNTKCTL_EL1, CNTVOFF_EL2
GIC	rw		LR0 LR15
arc	r	_	ELRSR, VMCR

# 6.5 Calling Convention

The following pages describes the calling convention for each hypercall. An execution context calls into the microhypervisor by loading the hypercall identifier and other parameters into the specified processor registers and then executes the svc #0 instruction [2].

The hypercall identifier consists of the hypercall number and hypercall-specific flags, as illustrated in Figure 6.1.



Figure 6.1: Hypercall Identifier

The status code returned from a hypercall has the format shown in Figure 6.2.




Figure 6.2: Status Code

The assignment of hypercall parameters to general-purpose registers is shown on the left side; the contents of the registers after the hypercall is shown on the right side.

#### **IPC Call**

$$\begin{array}{c|cccc} pt_{[63-8]} \ hypercall_{[7-0]} & X0 & ipc\_call \\ mtd_{[31-0]} & X1 & X1 & mtd_{[31-0]} \\ & & & & & & & & & & & & & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ &$$

#### **IPC Reply**

#### **Create Protection Domain**

#### **Create Execution Context**

#### **Create Scheduling Context**

#### **Create Portal**

#### **Create Semaphore**

#### **Control Protection Domain**

#### **Control Execution Context**

#### **Control Scheduling Context**

#### **Control Portal**

$$\begin{array}{c|cccc} pt_{[63-8]} \ hypercall_{[7-0]} & \texttt{X0} & & \hline & \textbf{ctrl\_pt} & & \texttt{X0} & & status_{[7-0]} \\ & pid & \texttt{X1} & & & & \texttt{X1} & \equiv \\ & mtd_{[31-0]} & \texttt{X2} & & & & \texttt{X2} & \equiv \\ & & & & & & & \texttt{IP} & \texttt{IP+4} \end{array}$$

#### **Control Semaphore**

#### **Control Hardware**

		ctrl_hw		
hypercall <sub>[7-0]</sub>	X0	<del></del>	X0	status <sub>[7-0]</sub>
p0	X1		X1	p0
p1	X2		X2	p1
p2	Х3		Х3	p2
p3	X4		X4	p3
p4	<b>X</b> 5		X5	■ _
p5	Х6		Х6	■
p6	X7		X7	≡
-	IP	svc #0	IP	IP+4

#### **Assign Interrupt**

#### **Assign Device**

pd <sub>[63-8]</sub> hypercall <sub>[7-0]</sub>	X0	assign_dev →	X0	status <sub>[7-0]</sub>
$smmu_{[63-12]} tbl_{[1-0]}$	X1		X1	≡
$ctx_{[31-24]} smg_{[23-16]} sid_{[15-0]}$	X2		X2	≡
_	IP	svc #0	IP	IP+4

# 7 ABI x86-64

#### 7.1 Boot State

#### 7.1.1 NOVA Microhypervisor

The bootloader must set up the CPU register state as follows when it transfers control to the NOVA microhypervisor:

Register	Value / Description
EIP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
EAX	Multiboot magic value (0x2BADB002) [5]
EBX	Physical address of the Multiboot information structure [5]
Other	~

Furthermore, the following preconditions must be satisfied:

- The CPU must execute in 32bit protected mode (EFER.LME=0, CR0.PE=1) with flat segments.
- Paging (MMU) must be disabled (CR0.PG=0).
- Interrupts must be disabled (EFLAGS.IF=0).
- All DMA activity targeting the physical memory region occupied by the microhypervisor must be quiesced. That physical memory region should also be protected against DMA accesses on systems with an IOMMU.

#### 7.1.2 Root Protection Domain

The NOVA microhypervisor sets up the  $\overline{CPU}$  register state as follows when it transfers control to the Root Execution Context ( $EC_{ROOT}$ ):

Register	Value / Description
RIP	Virtual address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image entry point
RSP	Virtual address of the Hypervisor Information Page (HIP)
Other	~

# 7.2 Virtual Memory

The accessible virtual memory range for user applications is 0 - 0x7fffffffffff.

# 7.3 Event-Specific Capability Selectors

For the delivery of exception/intercept messages, the microhypervisor performs an implicit portal traversal.

The selector for the destination portal ( $SEL_{OBJ}$ ) is determined by adding the exception/intercept number to  $SEL_{EVT}$  of the affected execution context and that selector must refer to a PT Object Capability ( $CAP_{OBJ_{PT}}$ ).

#### 7.3.1 Architectural Events

#### **Host Exceptions**

SEL <sub>OBJ</sub>	Exception	SEL <sub>OBJ</sub>	Exception
SEL <sub>EVT</sub> + 0x0	#DE	$\overline{SEL_{EVT} + 0x10}$	#MF
$SEL_{EVT} + 0x1$	#DB	$SEL_{EVT} + 0x11$	#AC
$SEL_{EVT} + 0x2$	reserved	$\frac{SEL_{EVT}}{} + 0x12$	#MC*
$SEL_{EVT} + 0x3$	#BP	$SEL_{EVT} + 0x13$	#XM
$SEL_{EVT} + 0x4$	#OF	$SEL_{EVT} + 0x14$	#VE
$SEL_{EVT} + 0x5$	#BR	$SEL_{EVT} + 0x15$	#CP
$SEL_{EVT} + 0x6$	#UD	$SEL_{EVT} + 0x16$	reserved
$SEL_{EVT} + 0x7$	#NM*	$SEL_{EVT} + 0x17$	reserved
$SEL_{EVT} + 0x8$	#DF*	$SEL_{EVT} + 0x18$	reserved
$SEL_{EVT} + 0x9$	reserved	$SEL_{EVT} + 0x19$	reserved
$SEL_{EVT} + 0xa$	#TS*	$SEL_{EVT} + 0x1a$	reserved
$SEL_{EVT} + 0xb$	#NP	$\frac{SEL_{EVT}}{} + 0x1b$	reserved
$SEL_{EVT} + 0xc$	#SS	$SEL_{EVT} + 0x1c$	reserved
$SEL_{EVT} + 0xd$	#GP	$SEL_{EVT} + 0x1d$	reserved
$SEL_{EVT} + 0xe$	#PF	$SEL_{EVT} + 0x1e$	reserved
$SEL_{EVT} + 0xf$	reserved	$SEL_{EVT} + 0x1f$	reserved

<sup>\*</sup>These events may be handled by the microhypervisor, in which case they will not cause portal traversals.

<sup>&</sup>lt;sup>†</sup>These events may be force-enabled by the microhypervisor, in which case they will cause portal traversals.

#### **Guest Intercepts (VMX)**

SEL <sub>OBJ</sub>	Intercept	SEL <sub>OBJ</sub>	Intercept
SEL <sub>EVT</sub> + 0x0	Exception or NMI*	SEL <sub>EVT</sub> + 0x28	PAUSE
$SEL_{EVT} + 0x1$	External Interrupt*	$SEL_{EVT} + 0x29$	VM Entry Failure (MCE)
$SEL_{EVT} + 0x2$	Triple Fault <sup>†</sup>	$SEL_{EVT} + 0x2a$	reserved
$SEL_{EVT} + 0x3$	INIT <sup>†</sup>	$SEL_{EVT} + 0x2b$	TPR Below Threshold
$SEL_{EVT} + 0x4$	SIPI <sup>†</sup>	$SEL_{EVT} + 0x2c$	APIC Access
$SEL_{EVT} + 0x5$	I/O SMI	$SEL_{EVT} + 0x2d$	Virtualized EOI
$SEL_{EVT} + 0x6$	Other SMI	$SEL_{EVT} + 0x2e$	GDTR/IDTR Access
$SEL_{EVT} + 0x7$	Interrupt Window	$SEL_{EVT} + 0x2f$	LDTR/TR Access
$SEL_{EVT} + 0x8$	NMI Window	$SEL_{EVT} + 0x30$	EPT Violation <sup>†</sup>
$SEL_{EVT} + 0x9$	Task Switch <sup>†</sup>	$SEL_{EVT} + 0x31$	EPT Misconfiguration
$SEL_{EVT} + 0xa$	CPUID <sup>†</sup>	$SEL_{EVT} + 0x32$	INVEPT
$SEL_{EVT} + 0xb$	GETSEC <sup>†</sup>	$SEL_{EVT} + 0x33$	RDTSCP
$SEL_{EVT} + 0xc$	HLT <sup>†</sup>	$SEL_{EVT} + 0x34$	Preemption Timer
$SEL_{EVT} + 0xd$	INVD <sup>†</sup>	$SEL_{EVT} + 0x35$	INVVPID
$SEL_{EVT} + 0xe$	INVLPG*	$SEL_{EVT} + 0x36$	WBINVD
$SEL_{EVT} + 0xf$	RDPMC	$SEL_{EVT} + 0x37$	XSETBV
$SEL_{EVT} + 0x10$	RDTSC	$SEL_{EVT} + 0x38$	APIC Write
$SEL_{EVT} + 0x11$	RSM	$SEL_{EVT} + 0x39$	RDRAND
$SEL_{EVT} + 0x12$	VMCALL	$SEL_{EVT} + 0x3a$	INVPCID
$SEL_{EVT} + 0x13$	VMCLEAR	$SEL_{EVT} + 0x3b$	VMFUNC
$SEL_{EVT} + 0x14$	VMLAUNCH	$SEL_{EVT} + 0x3c$	ENCLS
$SEL_{EVT} + 0x15$	VMPTRLD	$SEL_{EVT} + 0x3d$	RDSEED
$SEL_{EVT} + 0x16$	VMPTRST	SEL <sub>EVT</sub> + 0x3e	PML Log Full
$SEL_{EVT} + 0x17$	VMREAD	$SEL_{EVT} + 0x3f$	XSAVES
$SEL_{EVT} + 0x18$	VMRESUME	$SEL_{EVT} + 0x40$	XRSTORS
$SEL_{EVT} + 0x19$	VMWRITE	$SEL_{EVT} + 0x41$	reserved
$SEL_{EVT} + 0x1a$	VMXOFF	$SEL_{EVT} + 0x42$	SPP Miss / Misconfiguration
$SEL_{EVT} + 0x1b$	VMXON	$SEL_{EVT} + 0x43$	UMWAIT
$SEL_{EVT} + 0x1c$	CR Access*	$SEL_{EVT} + 0x44$	TPAUSE
$SEL_{EVT} + 0x1d$	DR Access	$SEL_{EVT} + 0x45$	reserved
$SEL_{EVT} + 0x1e$	I/O Access <sup>†</sup>	$SEL_{EVT} + 0x46$	reserved
$SEL_{EVT} + 0x1f$	RDMSR <sup>†</sup>	$SEL_{EVT} + 0x47$	reserved
$SEL_{EVT} + 0x20$	WRMSR <sup>†</sup>	$SEL_{EVT} + 0x48$	ENQCMD PASID Failure
$SEL_{EVT} + 0x21$	VM Entry Failure (State) <sup>†</sup>	$SEL_{EVT} + 0x49$	<b>ENQCMDS PASID Failure</b>
$SEL_{EVT} + 0x22$	VM Entry Failure (MSR)	$SEL_{EVT} + 0x4a$	Bus Lock
$SEL_{EVT} + 0x23$	reserved	$SEL_{EVT} + 0x4b$	Notify Window
$SEL_{EVT} + 0x24$	MWAIT	$SEL_{EVT} + 0x4c$	reserved
$SEL_{EVT} + 0x25$	MTF	$SEL_{EVT} + 0x4d$	reserved
$SEL_{EVT} + 0x26$	reserved	$SEL_{EVT} + 0x4e$	reserved
$SEL_{EVT} + 0x27$	MONITOR	SEL <sub>EVT</sub> + 0x4f	reserved

Please refer to [3] for more details on each of these events.

# 7.3.2 Microhypervisor Events

SEL <sub>OBJ</sub>	Event
SEL <sub>EVT</sub> + SEL <sub>ARCH</sub> + 0x0	Startup
$SEL_{EVT} + SEL_{ARCH} + 0x1$	Recall

The value of SEL<sub>ARCH</sub> depends on the origin of the event:

- $SEL_{ARCH} = SEL_{HST/ARCH}$  (0x20) for events that occurred in the host.
- $SEL_{ARCH} = SEL_{GST/ARCH}$  (0x100) for events that occurred in the guest.

# 7.4 Architecture-Dependent Structures

#### 7.4.1 Hypervisor Information Page




#### **MBI Address**

#### 7.4.2 User Thread Control Block

#### 7.4.3 Message Transfer Descriptor

The Message Transfer Descriptor (MTD), which controls the subset of the architectural state transferred during exceptions and intercepts, as described in Section ??, has the following layout:



Each MTD bit controls the transfer of the listed architectural state to/from the respective fields in the UTCB (7.4.2) as follows:

- State with access r can be read from the architectural state into the UTCB.
- State with access w can be written from the UTCB into the architectural state.

MTD Bit	Access	Host Exception State	Guest Intercept State
POISON	W	Kills the EC	Kills the EC
GPR <sub>0-3</sub>	rw	RAX, RCX, RDX, RBX	RAX, RCX, RDX, RBX
$GPR_{4-7}$	rw	RSP, RBP, RSI, RDI	RSP, RBP, RSI, RDI
$GPR_{8-15}$	rw	R8, R9, R10, R11, R12, R13, R14, R15	R8, R9, R10, R11, R12, R13, R14, R15
IP	rw	RIP	RIP, Instruction Length
FLAGS	rw	RFLAGS*	RFLAGS
DS/ES	rw		DS, ES (Selector, Base, Limit, Rights)
FS/GS	rw	<b>=</b>	FS, GS (Selector, Base, Limit, Rights)
CS/SS	rw	≡	CS, SS (Selector, Base, Limit, Rights)
TR	rw	=	TR (Selector, Base, Limit, Rights)
LDTR	rw	≡	LDTR (Selector, Base, Limit, Rights)
GDTR	rw	≡	GDTR (Base, Limit)
IDTR	rw	≡	IDTR (Base, Limit)
CR	rw	≡	CRO, CR2, CR3, CR4
DR	rw	≡	DR7
QUAL	rw	Exit Qualifications <sup>†</sup>	Exit Qualifications
CTRL	W	≡	Execution Controls
INJ	rw	≡	Injection Info, Injection Error Code
STA	rw	≡	Interruptibility State, Activity State
TSC	rw	≡	TSC Value, TSC Offset <sup>‡</sup>

<sup>\*</sup>Only the arithmetic flags are writable.

<sup>&</sup>lt;sup>†</sup>The primary exit qualification contains the exception error code. The secondary exit qualification contains the fault address.

<sup>\*</sup>Reads load the absolute value of the TSC offset into the UTCB. Writes add the value from UTCB to the TSC offset.

# 7.5 Calling Convention

The following pages describes the calling convention for each hypercall. An execution context calls into the microhypervisor by loading the hypercall identifier and other parameters into the specified processor registers and then executes the syscall instruction [1, 3].

The hypercall identifier consists of the hypercall number and hypercall-specific flags, as illustrated in Figure 7.1.



Figure 7.1: Hypercall Identifier

The status code returned from a hypercall has the format shown in Figure 7.2.





Figure 7.2: Status Code

The assignment of hypercall parameters to general-purpose registers is shown on the left side; the contents of the registers after the hypercall is shown on the right side.

#### **IPC Call**

$$\begin{array}{c|cccc} pt_{[63-8]} \ hypercall_{[7-0]} & RDI & \textbf{ipc\_call} \\ mtd_{[31-0]} & RSI & RSI \\ & - & RCX \\ & - & R11 \\ & - & RIP & syscall & RIP & RIP+2 \\ \end{array}$$

#### **IPC Reply**



#### **Create Protection Domain**


#### **Create Execution Context**

sel <sub>[63–8]</sub> hypercall <sub>[7–0]</sub>	RDI	<u>create_ec</u>	RDI	status <sub>[7-0]</sub>
own	RSI		RSI	≡
$utcb_{[63-12]} cpu_{[11-0]}$	RDX		RDX	≡
sp	RAX		RAX	≡
evt	R8		R8	≡
_	RCX		RCX	~
_	R11		R11	~
_	RIP	syscall	RIP	RIP+2


#### **Create Scheduling Context**

sel <sub>[63-8]</sub> hypercall <sub>[7-0]</sub>	RDI	<u>create</u> _sc	RDI	status <sub>[7-0]</sub>
own	RSI		RSI	= ■
ec	RDX		RDX	≡
$quantum_{[31-12]} prio_{[6-0]}$	RAX		RAX	
_	RCX		RCX	~
_	R11		R11	~
_	RIP	syscall	RIP	RIP+2

#### **Create Portal**



#### **Create Semaphore**



#### **Control Protection Domain**

#### **Control Execution Context**

$$\begin{array}{c|cccc} ec_{[63-8]} \ hypercall_{[7-0]} & RDI & \hline & \textbf{ctrl\_ec} & & RDI & status_{[7-0]} \\ & - & RCX & & RCX & \\ & - & R11 & & R11 & \sim \\ & - & RIP & syscall & RIP & RIP+2 \end{array}$$

#### **Control Scheduling Context**

#### **Control Portal**

$$\begin{array}{c|cccc} pt_{[63-8]} \ hypercall_{[7-0]} & RDI & \hline & \textbf{ctrl\_pt} & RDI & status_{[7-0]} \\ pid & RSI & RSI & RSI \\ mtd_{[31-0]} & RDX & RDX & RDX \\ & - & RCX & RCX \\ & - & R11 & RIP & syscall & RIP & RIP+2 \\ \end{array}$$

#### **Control Semaphore**

#### **Control Hardware**

#### **Assign Interrupt**

#### **Assign Device**

nd hyporoell	RDI	assign_dev <sub>_</sub>	RDI	ctotuc
$pd_{[63-8]}$ hypercall <sub>[7-0]</sub>	KDI		KDI	status <sub>[7-0]</sub>
$smmu_{[63-12]} tbl_{[1-0]}$	RSI		RSI	=
$bdf_{[15-0]}$	RDX		RDX	=
_	RCX		RCX	~
_	R11		R11	~
_	RIP	syscall	RIP	RIP+2



# Part V Appendix

# A Acronyms

ATTR<sub>CA</sub> Cacheability Attribute

ATTR<sub>SH</sub> Shareability Attribute

BDF PCI Bus:Device:Function

CAP Capability CAPo **Null Capability CAP<sub>OBJ</sub>** Object Capability PD Object Capability  $CAP_{OBJ_{PD}}$  $CAP_{OBJ_{EC}}$ **EC** Object Capability SC Object Capability CAP<sub>OBJsc</sub>  $CAP_{OBJ_{PT}}$ PT Object Capability  $CAP_{OBJ_{SM}}$ **SM** Object Capability  $CAP_{MEM}$ Memory Capability I/O Port Capability  $CAP_{PIO}$ CPU CPU Number

DMA Direct Memory Access
EC Execution Context

EC<sub>CURRENT</sub> Current Execution Context
EC<sub>ROOT</sub> Root Execution Context

**ELF** Executable and Linkable Format [8]

FDT Flattened Device Tree [4]
FPU Floating Point Unit

HIP Hypervisor Information Page
 MSI Message Signaled Interrupt [6]
 MTD Message Transfer Descriptor

IP Instruction Pointer

PCI Peripheral Component Interconnect [6]

PD Protection Domain

PD<sub>CURRENT</sub> Current Protection Domain
PD<sub>NOVA</sub> NOVA Protection Domain
PD<sub>ROOT</sub> Root Protection Domain

PID Portal Identifier

PT Portal

SC Scheduling Context

SC<sub>CURRENT</sub> Current Scheduling Context
SC<sub>ROOT</sub> Root Scheduling Context

SEL Capability Selector
SEL<sub>EVT</sub> Event Selector Base

SEL<sub>MEM</sub> Memory Capability Selector
SEL<sub>OBJ</sub> Object Capability Selector
SEL<sub>PIO</sub> I/O Port Capability Selector

SID Stream Identifier

SM Semaphore

SMMU System Memory Management Unit

SP Stack Pointer

SPC<sub>MEM</sub> Memory Space

SPC<sub>OBJ</sub> Object Space

SPC<sub>PIO</sub> I/O Port Space

TYPE<sub>SPC</sub> Space Type

TYPE<sub>TBL</sub> Table Type

UTCB User Thread Control Block
VMM Virtual-Machine Monitor

ipc\_callipc\_replyHypercall (ARM, x86): IPC Reply

create\_pd Hypercall (ARM, x86): Create Protection Domain create\_ec Hypercall (ARM, x86): Create Execution Context create\_sc Hypercall (ARM, x86): Create Scheduling Context

create\_pt Hypercall (ARM, x86): Create Portal
create\_sm Hypercall (ARM, x86): Create Semaphore

ctrl\_pdHypercall (ARM, x86): Control Protection Domainctrl\_ecHypercall (ARM, x86): Control Execution Contextctrl\_scHypercall (ARM, x86): Control Scheduling Context

ctrl\_pt Hypercall (ARM, x86): Control Portal
ctrl\_sm Hypercall (ARM, x86): Control Semaphore
ctrl\_hw Hypercall (ARM, x86): Control Hardware
assign\_int Hypercall (ARM, x86): Assign Interrupt
assign\_dev Hypercall (ARM, x86): Assign Device


# **B** Bibliography

- [1] AMD64 Architecture Programmer's Manual Volume 2: System Programming. Advanced Micro Devices. URL https://developer.amd.com/resources/developer-guides-manuals. Document Number: 24593.
- [2] ARM Architecture Reference Manual ARMv8, for ARMv8-A Architecture Profile. ARM Limited. URL https://developer.arm.com/docs/ddi0487/latest. Document Number: DDI0487. 35, 39
- [3] Intel® 64 and IA-32 Architectures Software Developer's Manual, Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D and 4. Intel Corporation. URL https://software.intel.com/en-us/articles/intel-sdm. Document Number: 325462. 44, 46
- [4] Devicetree Specification. Linaro Limited, 2020. URL https://www.devicetree.org/specifications. Version 0.3. 34, 51
- [5] Yoshinori K. Okuji, Bryan Ford, Erich Stefan Boleyn, and Kunihiro Ishiguro. The Multiboot Specification, 2010. URL https://www.gnu.org/software/grub/manual/multiboot/multiboot.pdf. Version 0.6 96 42
- [6] PCI Local Bus Specification. PCI-SIG, 2004. URL https://pcisig.com/specifications. Revision 3.0. 51
- [7] Udo Steinberg and Bernhard Kauer. NOVA: A Microhypervisor-Based Secure Virtualization Architecture. In *Proceedings of the 5th ACM SIGOPS/EuroSys European Conference on Computer Systems*, pages 209–222. ACM, 2010. ISBN 978-1-60558-577-2. URL https://doi.acm.org/10.1145/1755913.1755935. 2
- [8] Executable and Linking Format (ELF) Specification. TIS Committee, 1995. URL https://refspecs.linuxbase.org/elf/elf.pdf. Version 1.2. 51

# C Console

### C.1 Memory-Buffer Console

The NOVA microhypervisor implements a memory-buffer console that provides run-time debug output. The memory-buffer console is an in-memory data structure that consists of a header area and a data areas follows:



The start address and end address of the memory-buffer console are conveyed in the HIP.

The console buffer size (N characters) can be computed as:

The fields of the header area are used as follows:

- RdPtr ranges from 0... N-1.
   It points to the next character that the console consumer will read and is typically advanced by the console consumer.
- WrPtr ranges from 0... N-1.
   It points to the next character that the NOVA microhypervisor will write and is only advanced by the NOVA microhypervisor.
- The console buffer is empty if RdPtr is equal to WrPtr.
- Otherwise WrPtr will be ahead of RdPtr, wrapping around the console buffer size N accordingly, i.e. character N+x will be stored in the same console buffer slot as character x.
- If the buffer becomes full, the NOVA microhypervisor will advance RdPtr, forcing the oldest character to be discarded from the console buffer.

#### C.2 UART Console

Additionally several different UART consoles can be used to provide boot-time-only debug output of the microhypervisor. UART consoles should be configured for 115200 baud and 8N1 mode.

# **D** Download

The source code of the NOVA microhypervisor and the latest version of this document can be downloaded from GitHub.

https://github.com/udosteinberg/NOVA

