














1 数据通路与指令

2 仿真结果分析



一、指令与状态



一、指令与状态

第一个状态:

LDAC1: DR \leftarrow M, PC \leftarrow PC+1, AR \leftarrow AR+1 STAC1: DR \leftarrow M, PC \leftarrow PC+1, AR \leftarrow AR+1

第二个状态: STAC2: TR←DR, DR←M, PC←PC+1

LDAC2: $TR \leftarrow DR$, $DR \leftarrow M$, $PC \leftarrow PC + 1$ STAC3: $AR \leftarrow DR$, TR

LDAC3: $AR \leftarrow DR$, TR STAC4: $DR \leftarrow AC$

LDAC4: $DR \leftarrow M$ STAC5: $M \leftarrow DR$

LDAC5: AC←DR

ADD1: $AC \leftarrow AC + R$, IF (AC + R = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

SUB1: $AC \leftarrow AC - R$, IF (AC - R = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

INAC1: $AC \leftarrow AC + 1$, IF (AC + 1 = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

CLAC1: $AC \leftarrow 0$, $Z \leftarrow 1$

AND1: $AC \leftarrow AC \land R$, IF $(AC \land R=0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

OR1: AC \leftarrow AC \lor R, IF (AC \lor R=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0

XOR1: $AC \leftarrow AC \oplus R$, IF $(AC \oplus R = 0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

NOT1: AC \leftarrow AC', IF (AC'=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0

MVAC1: $R \leftarrow AC$


MOVR1: AC←R

JUMP1: DR←M, AR←AR+1

JUMP2: TR←DR, DR←M


JUMP3: PC←DR, TR

一、数据通路






一、仿真结果



一、仿真结果



```
22 => RSLDAC,

23 => std_logic_vector(to_unsigned(n_addr, 8)),

24 => X"00",

25 => RSSUB,

26 => RSJPNZ,
```

一、仿真结果

