

CONTENTS








实验内容

设计相对简单的CPU,按照取址、译码、执行三个阶段来设计cpu的动作。其数据通路如下:








设计CPU的步骤:

◆ 确定它的用途

关键: 使CPU的处理能力和它所执行的任务匹配。

- ◆ 设计指令集结构
- ◆ 设计状态图



列出在每个状态中执行的微操作 从一个状态转移到另外一个状态的条件 1

rsisa.vhd:声明每条指令对应的变量名。

2

mem.vhd: 内存的vhdl代码。在这里声明内存的大小、初始化内存,并规定读写信号 (read、write) 有效时内存的动作。


3

cpu.vhd: cpu的vhdl代码。这里声明cpu的内部组成、cpu可能达到的各个状态,和cpu处于各个状态下采取的动作。





顶层设计如下图所示:



声明每条指令对应的 变量名,如: "0000 0000"对应 RSNOP "0000 0001"对应 RSLADC

```
package rsisa is
     -- RS prefix is used to avoid tautonym such like AND, OR, XOR, NOT
     constant RSNOP: std logic vector(7 downto 0) := "000000000";
     constant RSLDAC: std logic vector (7 downto 0) := "000000001";
     constant RSSTAC: std logic vector (7 downto 0) := "00000010";
     constant RSMVAC: std logic vector (7 downto 0) := "000000011";
     constant RSMOVR: std logic vector (7 downto 0) := "00000100";
     constant RSJUMP: std logic vector (7 downto 0) := "00000101";
     constant RSJMPZ: std logic vector(7 downto 0) := "00000110";
     constant RSJPNZ: std logic vector (7 downto 0) := "00000111";
     constant RSADD: std logic vector(7 downto 0) := "00001000";
     constant RSSUB: std logic vector(7 downto 0) := "00001001";
     constant RSINAC: std logic vector (7 downto 0) := "00001010";
     constant RSCLAC: std logic vector (7 downto 0) := "00001011";
     constant RSAND: std logic vector(7 downto 0) := "00001100";
     constant RSOR: std logic vector(7 downto 0) := "00001101";
     constant RSXOR: std logic vector(7 downto 0) := "00001110";
     constant RSNOT: std logic vector(7 downto 0) := "00001111";
```

```
for_clk : process(clk)
begin
    if(falling_edge(clk)) then
        if(reset='l') then
            addr <= (others=>'0');
    else
            addr <= addrbus;
    end if;

    if(write_0='l') then
            memdata(to_integer(unsigned(addr))) <= databus;
    end if;
    end if;
end process;

databus <= memdata(to_integer(unsigned(addr))) when (write_0='0') else "ZZZZZZZZZZ";</pre>
```

- 1. n设置成8
- 2. 时钟下降沿执行对 mem的读写操作
- 3. 没有使用rw变量, 而是直接对write 的值进行判断



取址及译码阶段用FETCH1、FETCH2、FETCH3、FETCH4这4个状态来完成:

FETCH1: AR<=PC

FETCH2: DR<=M PC<=PC+1

FETCH3: IR<=DR

FETCH4: AR<=PC (这样设计是

为了方便每条指令的执行)

```
std logic vector(5 downto 0) := "0000000"; -- ar<=pc
constant fetchl:
constant fetch2:
                    std logic vector(5 downto 0) := "000001"; -- dr<=m pc<=pc+1
                    std logic vector(5 downto 0) := "000010"; -- ir<=dr
constant fetch3:
constant fetch4:
                    std logic vector(5 downto 0) := "000011"; -- ar<=pc
constant clacl:
                    std logic vector(5 downto 0) := "000100"; --ac<=0 z<=1
                    std logic vector (5 downto 0) := "000101"; --ac++ z change
constant incacl:
constant addl:
                    std logic vector(5 downto 0) := "000110"; --ac=ac+r z change
                    std logic vector(5 downto 0) := "000111"; --ac=ac-r z
constant subl:
                    std logic vector(5 downto 0) := "001000"; --ac=ac&r z change
constant andl:
                    std logic vector(5 downto 0) := "001001"; --ac=ac|r z change
constant orl:
                    std logic vector(5 downto 0) := "001010"; --ac=ac xor r z change
constant xorl:
                    std logic vector(5 downto 0) := "001011"; --ac=not ac z change
constant not1:
                    std logic vector(5 downto 0) := "001100"; --r<=ac
constant movrl:
                    std logic vector(5 downto 0) := "001101"; --ac<=r
                    std logic vector(5 downto 0) := "001110"; --dr<=m
constant ldacl:
                    std logic vector(5 downto 0) := "001111"; --tr<=dr
constant ldac2:
                    std logic vector(5 downto 0) := "0100000"; -- ar <= dr, tr
constant ldac3:
constant ldac4:
                    std logic vector(5 downto 0) := "010001"; -- dr <= m
                    std logic vector(5 downto 0) := "010010"; --ac<=dr
constant ldac5:
constant stacl:
                    std logic vector(5 downto 0) := "010011"; -- dr <= m pc++ ar++
                    std logic vector(5 downto 0) := "010100"; --tr<=dr dr<=m pc++
                    std logic vector(5 downto 0) := "010101"; --ar<=dr, tr
constant stac3:
```



执行每个状态下的操作,指令的执行阶段可以用状态的转换来实

现: state<=next_state

```
gen controls: process(state)
begin
    if(state=fetchl)
    arload<='1';pcbus<='1';pcinc<='0';drload<='0';membus<='0';irload<='0';acreset<='0';acinc<='0';--ar<=pc
    rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
    read 0<='0';write 1<='0';write 0<='0';pcload<='0';
    elsif(state=fetch2) then
    arload<='0';pcbus<='0';pcinc<='1';drload<='1';membus<='1';irload<='0';acreset<='0';acinc<='0';-- dr<=m pc<=pc+1
    rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';trbus<='0';trbus<='0';trload<='0';
   read 0<='1';write 1<='0';write 0<='0';pcload<='0';
    elsif(state=fetch3) then
    arload<='0';pcbus<='0';pcinc<='0';drload<='0';membus<='0';irload<='1';acreset<='0';acinc<='0';--ir<=dr
    rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
    read 0<='0';write 1<='0';write 0<='0';pcload<='0';
    elsif(state=fetch4) then
    arload<='1';pcbus<='1';pcinc<='0';drload<='0';membus<='0';irload<='0';acreset<='0';acinc<='0';--ar<=pc
    rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
    read 0<='0'; write 1<='0'; write 0<='0'; pcload<='0';
    elsif(state=clacl) then
    arload<='0';pcbus<='0';pcinc<='0';drload<='0';membus<='0';irload<='0';acreset<='1';acinc<='0';--ac<=0 z<=1
    rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
    read 0<='0';write 1<='0';write 0<='0';pcload<='0';
```



状态之间的转换:

```
if (state=fetch1)
                     then
                             nextstate<=fetch2;
elsif(state=fetch2)
                     then
                             nextstate<=fetch3;
elsif(state=fetch3) then
                             nextstate<=fetch4;
elsif(state=fetch4) then
    if (ir=RSCLAC)
                                 nextstate<=clac1:
                         then
    elsif(ir=RSINAC)
                         then
                                 nextstate<=incacl;
    elsif(ir=RSADD)
                         then
                                 nextstate<=addl;
    elsif(ir=RSSUB)
                         then
                                 nextstate<=subl:
    elsif(ir=RSAND)
                         then
                                 nextstate<=andl;
    elsif(ir=RSOR)
                         then
                                 nextstate<=orl:
    elsif(ir=RSXOR)
                         then
                                 nextstate<=xorl;
    elsif(ir=RSNOT)
                         then
                                 nextstate<=not1:
    elsif(ir=RSMVAC)
                         then
                                 nextstate<=mvacl;
    elsif(ir=RSMOVR)
                         then
                                 nextstate<=movrl;
    elsif(ir=RSLDAC)
                         then
                                 nextstate<=ldacl;
    elsif(ir=RSSTAC)
                         then
                                 nextstate<=stacl:
    elsif(ir=RSJUMP)
                         then
                                 nextstate<=jumpl;
```





整体的测试结果:

clk: 时钟信号 (周期为50ns)

reset: 重置信号

state: 状态

res: total的复制值,用来显示total的结果

