



2018

相对简单CPU设计

汇报人：智能1602 侯云鹏
201608010630





目录

CONTENTS

1 数据通路与指令


2 仿真结果分析



PART 01

数据通路 with 指令

一、指令与状态



一、指令与状态

第一个状态:

LDAC1: $DR \leftarrow M, PC \leftarrow PC + 1, AR \leftarrow AR + 1$

STAC1: $DR \leftarrow M, PC \leftarrow PC + 1, AR \leftarrow AR + 1$

第二个状态:

LDAC2: $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$

STAC2: $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$

LDAC3: $AR \leftarrow DR, TR$

STAC3: $AR \leftarrow DR, TR$

LDAC4: $DR \leftarrow M$

STAC4: $DR \leftarrow AC$

LDAC5: $AC \leftarrow DR$

STAC5: $M \leftarrow DR$

ADD1: $AC \leftarrow AC + R, \text{ IF } (AC + R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

MVAC1: $R \leftarrow AC$

SUB1: $AC \leftarrow AC - R, \text{ IF } (AC - R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

MOVR1: $AC \leftarrow R$

INAC1: $AC \leftarrow AC + 1, \text{ IF } (AC + 1 = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

JUMP1: $DR \leftarrow M, AR \leftarrow AR + 1$

CLAC1: $AC \leftarrow 0, Z \leftarrow 1$

JUMP2: $TR \leftarrow DR, DR \leftarrow M$

AND1: $AC \leftarrow AC \wedge R, \text{ IF } (AC \wedge R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$


JUMP3: $PC \leftarrow DR, TR$

OR1: $AC \leftarrow AC \vee R, \text{ IF } (AC \vee R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

XOR1: $AC \leftarrow AC \oplus R, \text{ IF } (AC \oplus R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

NOT1: $AC \leftarrow AC', \text{ IF } (AC' = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

一、数据通路




The background features abstract, dark blue geometric shapes that resemble folded paper or origami, positioned in the top-left and bottom-right corners. These shapes have sharp angles and create a sense of depth through their layered appearance. The central area of the slide is a light gray background with a fine, diagonal line pattern.


PART 02

仿真结果

一、仿真结果



一、仿真结果




```

22 => RSLDAC,
23 => std_logic_vector(to_unsigned(n_addr, 8)),
24 => X"00",
25 => RSSUB,
26 => RSJPNZ,

```

一、仿真结果



25 => RSSUB,

26 => RSJPNZ,

27 => std_logic_vector(to_unsigned(loop_addr, 8)),

28 => X"00",

7 => RSLDAC, -- loop

8 => std_logic_vector(to_unsigned(i_addr, 8)),

9 => X"00",