

相对简单CPU

物联1601 201608010424 潘婷婷

PS: 因为课堂时间不够,没有能够在课堂上进行汇报,我把自己想表达的大致内容用**蓝色**字体写在PPT上了。

定义端口

地址引脚A[15..0] 数据引脚D[7..0]

寄存器

- ◆ 8位累加器AC
- ◆ 寄存器R
- ◆ 零标志位Z
- ◆ 16位的地址寄存器AR
- ◆ 16位的程序计数器PC
- ◆ 8位的数据寄存器DR
- ◆ 8位的指令寄存器IR
- ◆ 8位的临时寄存器TR

```
signal pc: std_logic_vector(15 downto 0);
signal ac: std_logic_vector(7 downto 0);
signal r: std_logic_vector(7 downto 0);
signal ar: std_logic_vector(15 downto 0);
signal ir: std_logic_vector(7 downto 0);
signal dr: std_logic_vector(7 downto 0);
signal tr: std_logic_vector(7 downto 0);
signal tr: std_logic_vector(7 downto 0);
signal z: std_logic;
```

状态操作码

```
constant fetchl: std logic vector(5 downto 0) := "0000000";
constant fetch2: std logic vector(5 downto 0) := "000001";
constant fetch3: std logic vector(5 downto 0) := "000010";
constant fetch4: std logic vector(5 downto 0) := "000011";
constant nopl: std logic vector(5 downto 0) := "000100";
constant ldacl: std logic vector(5 downto 0) := "000101";
constant ldac2: std logic vector(5 downto 0) := "000110";
constant ldac3: std logic vector(5 downto 0) := "000111";
constant ldac4: std logic vector(5 downto 0) := "001000";
constant ldac5: std logic vector(5 downto 0) := "001001";
constant stacl: std logic vector(5 downto 0) := "001010";
constant stac2: std logic vector(5 downto 0) := "001011";
constant stac3: std logic vector(5 downto 0) := "001100";
constant stac4: std logic vector(5 downto 0) := "001101";
constant stac5: std logic vector(5 downto 0) := "001110";
constant mvacl: std logic vector(5 downto 0) := "001111";
constant movrl: std logic vector(5 downto 0) := "010000";
```

```
constant jumpl: std logic vector(5 downto 0) := "010001";
constant jump2: std logic vector(5 downto 0) := "010010";
constant jump3: std logic vector(5 downto 0) := "010011";
constant jmpznl: std logic vector(5 downto 0) := "010100";
constant jmpzn2: std logic vector(5 downto 0) := "010101";
constant jpnznl: std logic vector(5 downto 0) := "010110";
constant jpnzn2: std logic vector(5 downto 0) := "010111";
constant jmpzyl: std logic vector(5 downto 0) := "011000";
constant jmpzy2: std logic vector(5 downto 0) := "011001";
constant jmpzy3: std logic vector(5 downto 0) := "011010";
constant jpnzyl: std logic vector(5 downto 0) := "011011";
constant jpnzy2: std logic vector(5 downto 0) := "011100";
constant jpnzy3: std logic vector(5 downto 0) := "011101";
constant addl: std logic vector(5 downto 0) := "011110";
constant subl: std logic vector(5 downto 0)
                                             := "0111111";
constant inacl: std logic vector(5 downto 0)
                                             := "100000";
constant clac1: std logic vector(5 downto 0)
                                             := "100001";
constant andl: std logic vector(5 downto 0)
                                             := "100010";
constant orl: std logic vector(5 downto 0)
                                             := "100011";
constant xorl: std logic vector(5 downto 0) := "100100";
constant not1: std logic vector(5 downto 0)
                                             := "100101";
```

取指令和译码

FETCH1: AR←PC


FETCH2: DR \leftarrow M, PC \leftarrow PC + 1

FETCH3: IR←DR

FETCH4: AR←PC

根据每个状态需要完成的操作产生相应的控制信号。

```
case state is
                      --AR←PC
   when fetch1 =>
       arload <= '1';
       arinc <= '0';
       pcload <= '0';
       pcinc <= '0';
       drload <= '0';
       trload <= '0';
       irload <= '0';
       rload <= '0':
       acload <= '0';
       acinc <= '0';
       writel <= '0':
       read1 <= '0':
       membus <= '0';
       pcbus <= '1';
       drbus <= '0':
       trbus <= '0';
       rbus
              <= '0';
       acbus <= '0';
       cle
              <= '0';
       busmem <= '0';
```



译码。从FETCH4状态到各指令 执行状态序列的第一个状态。

```
case state is
    when fetch1 =>
        nextstate <= fetch2;
    when fetch2 =>
        nextstate <= fetch3;
   when fetch3 =>
        nextstate <= fetch4:
   when fetch4 =>
        case ir is
            when RSNOP =>
                nextstate <= nopl;
            when RSCLAC =>
                nextstate <= clac1:
            when RSSTAC=>
                nextstate <= stacl;
            when RSLDAC=>
                nextstate <= ldac1:
            when RSINAC=>
                nextstate <= inacl;
            when RSMVAC=>
                nextstate <= mvacl;
            when RSADD=>
                nextstate <= addl:
            when RSSUB=>
                nextstate <= subl;
```

```
-- address and data bus
addrbus <= ar:
databus <= dr when busmem='l' else "ZZZZZZZZZ":
--the bus
                           when pcbus='l' else
thebus<=pc
       "000000000"&databus
                         when membus='1' else
                    when rbus='l' else
       "00000000"&r
       "00000000"&ac when acbus='1' else
                         when (trbus='l' and drbus='l')
       dr&tr
                                                         else
                           when (drbus='l' and trbus/='l')
       "00000000"&dr
                                                         else
       "ZZZZZZZZZZZZZZZZ;
```

根据控制信号执行相应的操作

DR和TR必须被同时送到总线 上, DR在位15..8, TR在位 7..0。

```
dr&tr when (trbus='l' and drbus='l') else "00000000"&dr when (drbus='l' and trbus/='l') else
```

零标志位Z:每次执行算术运算或者逻辑运算的时候,它都将被置位。

```
if(state=ADD1 or state=SUB1 or state=NOT1 or state=AND1 or state=OR1 or state=XOR1) then
if(alu_result="000000000") then
   z<='1';
else
   z<='0';
end if;
end if;</pre>
```

```
if(acinc='l') then
    ac <= std_logic_vector(unsigned(ac)+l);
    if(ac="llllllll") then z<='l';
    else z<='0';
    end if;
end if;</pre>
```


```
if (rising edge(clk)) then
    if(reset='l') then
        pc <= X"0000";
        state <= fetchl;
    else
        --pc <= nextpc;
        state <= nextstate;
    end if:
    if(arload='l') then
        ar <= thebus:
    end if;
    if (pcload='l') then
        pc <= thebus;
    end if:
    if(drload='l') then
        dr <= thebus(7 downto 0);</pre>
    end if:
    if(trload='l') then
        tr <= dr;
    end if;
    if(irload='l') then
        ir <= dr;
    end if:
    if(rload='l') then
        r <= thebus(7 downto 0);
    end if:
```

建立一条从DR输出端到IR输入端的直接 通路,使得IR←DR不使用内部总线。♀

```
if(trload='l') then
    tr <= dr;
end if;</pre>
```

TR只从DR接受数据,所以CPU可以包含一条从DR的输出到TR的输入的直接通路。\$\frac{1}{2}\$


```
if(irload='1') then
  ir <= dr;</pre>
```



根据同学的建议,不使用VHDL程序,而采用模块图 连接的方式将cpu和mem连接起来。

仿真结果

18 => RSADD,



```
constant total addr : integer := 29;
constant i addr : integer := 30;
constant n addr : integer := 31;
constant loop addr : integer := 7;
                                                                1.3
                                                       1.2 us
signal memdata: memtype(4095 downto 0) := (
0 => RSCLAC.
1 => RSSTAC,
2 => std logic vector(to unsigned(total addr, 8)),
3 => X"00",
                                                           0000
4 => RSSTAC,
                                                                OB
5 => std logic vector(to unsigned(i addr, 8)),
                                                                02
6 => X"00",
                                                                00
7 => RSLDAC, -- loop
8 => std logic vector(to unsigned(i addr, 8)),
                                                               0001
9 => X"00",
10 => RSINAC,
11 => RSSTAC,
12 => std logic vector(to unsigned(i addr, 8)),
13 => X"00",
14 => RSMVAC,
15 => RSLDAC.
16 => std logic vector(to unsigned(total addr, 8)),
17 => X"00",
```

```
gen controls: process(state)
begin
   pcbus <= fetchl or fetch3;
   trbus <= LDAC3 or STAC3 or JUMP3 or JMPZY3 or JPNZY3;
   rbus <= MOVR1 or ADD1 or SUB1 or AND1 or OR1 or XOR1;
   acbus <= STAC4 or MVAC1;
   drbus <= fetch3 or ldac2 or ldac5 or stac3 or stac5 or jump3 or jmpzy3 or jpnzy3;
   membus<= FETCH2 or LDAC1 or LDAC2 or LDAC4 or STAC1 or STAC2 or JUMP1 or JUMP2 or JMPZY1 or JMPZY2 or JPNZY1 or JPNZY
   busmem<= STAC5:
   cle <= clac1;
   pcinc <= fetch2 or ldac1 or ldac2 or stac1 or stac2 or jmpznl or jmpzn2 or jpnznl or jpnzn2;
    arinc <= LDAC1 or STAC1 or JUMP1 or JMPZY1 or JPNZY1;
   arload<= FETCH1 or FETCH3 or LDAC3 or STAC3;
   pcload<= jump3 or jmpzy3 or jpnzy3;
   drload<= fetch2 or ldac1 or ldac2 or ldac4 or stac1 or stac2 or stac4;
```

老师写的代码是按不同的状态产生相应的控制信号,但是写代码的时候感觉有点繁琐,因此打算用这样的方式来写,后来又想到这样写每个状态都得赋值为1位的数,或者创建新的变量,所以就放弃了。

状态	功能	状态	功能
FETCH1	T0	JMPZY1	IJMPZ∧Z∧T3
FETCH2	Tl	JMPZY2	IJMPZ∧Z∧T4
FETCH3	T2	JMPZY3	IJMPZ∧Z∧T5
NOP1	INOPAT3	JMPZN1	IJMPZ∧Z'∧T3
LDAC1	ILDAC AT3	JMPZN2	IJMPZ∧Z'∧T4
LDAC2	ILDACAT4	JPNZY1	IJPNZ∧Z'∧T3
LDAC3	ILDAC AT5	JPNZY2	IJPNZ∧Z'∧T4
LDAC4	ILDAC AT6	JPNZY3	IJPNZ∧Z'∧T5
LDAC5	ILDACAT7	JPNZN1	IJPNZAZAT3

FETCH3: IR←DR, AR←PC

```
case state is
   when fetch1 =>
        nextstate <= fetch2;
when fetch2 =>
        nextstate <= fetch3;
when fetch3 =>
        nextstate <= fetch4;
when fetch4 =>
        case ir is
        when RSNOP =>
        nextstate <= nop1;
when RSCLAC =>
        nextstate <= clac1;</pre>
```

上次报告CPU的时候,讨论了fetch3状态,因为fetch3时将数据加载到IR寄存器中,同时还要根据IR寄存器中的值判断下一状态,可能会有冲突,发生错误。后来我仔细看了PPT,我认为PPT是正确的,因为它有明确每个指令的执行时间,fetch是T2,而后面进行判断下一状态是T3。不过我们没有去实现让这两步操作隔一个时钟,因此我还是采用的fetch4的方法。

