模拟器实验报告

班级:智能 1602

学号: 201608010722

姓名: 孙传骐

实验目标

设计一个 CPU 模拟器,能模拟 CPU 指令集的功能

实验要求

- 采用 C/C++编写程序
- 模拟器的输入是二进制的机器指令文件
- 模拟器的输出是 CPU 各个寄存器的状态和相关的存储器单元状态实验内容

RISC-V 指令集

RV32I 指令集,包含六种基本指令格式

R 类型指令: 用于寄存器到寄存器操作;

I类型指令:用于短立即数和访存 load 操作;

- S 类型指令:用于访存 store 操作;
- B 类型指令: 用于条件跳转操作;

U 类型指令: 用于长立即数

J类型指令: 用于无条件跳转

RISC-V 指令集编码格式

31	30	25	24	21	20	19	15	14	$12 \ 11$	8	7	6	0	
	funct7			rs2		rsl		funct	3	r	d	opc	ode	R-type
	i	mm[1	[0:			rsl		funct	3	r	d	opc	ode	I-type
i	mm[11:5]			rs2		rsl		funct	3	imm	[4:0]	opc	ode	S-type
imm[12	2] imm[1	0:5]		rs2		rsl		funct	3 im	m[4:1]	imm[11]	opc	ode	B-type
			im	m[31:	12]					r	d	opc	ode	U-type
imm[20)] i	mm[16):1]	i	mm[11]	in	nm[1	9:12]		r	d	opc	ode	J-type

RISC-V 指令

Category Name	Fmt	RV32I Base			
Shifts			160		
Shift Left Logical	R	SLL	rd,rs1,rs2		
Shift Left Log.lmm.	- 1	SLLI	rd,rs1,shamt		
Shift Right Logical	R	SRL	rd,rs1,rs2		
Shift Right Log.Imm.	1	SRLI	rd,rs1,shamt		
Shift Right Arithmetic	R	SRA	rd,rs1,rs2		
Shift Right Arith.lmm.	1	SRAI	rd,rs1,shamt		
Arithmetic					
ADD	R	ADD	rd,rs1,rs2		
ADD Immediate	1	ADDI	rd,rs1,imm		
SUBtract	R	SUB	rd,rs1,rs2		
Load Upper Imm	U	LUI	rd,imm		
Add Upper Imm to PC	U	AUIPC	rd,imm		
Logical					
XOR	R	XOR	rd,rs1,rs2		
XOR Immediate	1	XORI	rd,rs1,imm		
OR	R	OR	rd,rs1,rs2		
OR Immediate	1	ORI	rd,rs1,imm		
AND	R	AND	rd,rs1,rs2		
AND Immediate	1	ANDI	rd,rs1,imm		

Category Na	me Fm	t	RV32I Base			
Compare						
Set<	R	SLT	rd,rs1,rs2			
Set <immediate< td=""><td>- 1</td><td>SLTI</td><td>rd,rs1,rs2</td></immediate<>	- 1	SLTI	rd,rs1,rs2			
Set <unsigned< td=""><td>R</td><td>SLTU</td><td>rd,rs1,rs2</td></unsigned<>	R	SLTU	rd,rs1,rs2			
Set <imm td="" unsigned<=""><td>- 1</td><td>SLTIU</td><td>rd,rs1,imm</td></imm>	- 1	SLTIU	rd,rs1,imm			
Branches						
Branch=	В	BEQ	rs1,rs2,imm			
Branch≠	В	BNE	rs1,rs2,imm			
Branch<	В	BLT	rs1,rs2,imm			
Branch≽	В	BGE	rs1,rs2,imm			
Branch <unsigned< td=""><td>В</td><td>BLTU</td><td>rs1,rs2,imm</td></unsigned<>	В	BLTU	rs1,rs2,imm			
Branch≽Unsigned	В	BGEU	rs1,rs2,imm			
Jump&Link		7				
J&L	J	JAL	rd,imm			
Jump&Link Register	- 1	JALR	rd,rs1,imm			
Synch						
Synch thread	- 1	FENCE				
Synch Instr&Data	- 1	FENCE.I				
Environment						
CALL	- 1	ECALL				
BREAK	- 1	EBREAK				
Control Status Register(CSR)						
Read/Write	1	CSRRW	rd,csr,rs1			
Read&Set Bit	- 1	CSRRS	rd,csr,rs1			
Read&Clear Bit	- 1	CSRRC	rd,csr,rs1			
Read/Write Imm	- 1	CSRRWI	rd,csr,imm			
Read&Set Bit Imm	1	CSRRSI	rd,csr,imm			
Read&Clear Bit Imm	- 1	CSRRCI	rd,csr,imm			
Loads			50			
Load Byte	- 1	LB	rd,rs1,imm			
Load Halfword	- 1	LH	rd,rs1,imm			
Load Byte Unsigned	1	LBU	rd,rs1,imm			
Load Half Unsigned	- 1	LHU	rd,rs1,imm			
Load Word	- 1	LW	rd,rs1,imm			
Stores						
Store Byte	S	SB	rs1,rs2,imm			
Store Halfword	S	SH	rs1,rs2,imm			
	_		102,102,111111			

模拟器设计框架

- 2. 使用 4 个字节存储一条指令,Writeword 函数实现向内存写入,program 函数记录所有 待执行的指令,并将其都写入内存。;
- 3. 指令译码;
- 4. 执行对应的操作。

测试

测试平台

模块	配置
CPU	Core i7-6700
操作系统	Windows10
运行环境	C++

测试结果

```
Registers bofore executing the instruction @0x0
PC=0x0 IR=0x0
R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[1]=0x0 R[1]
```

Registers before executing the instruction @0x4
PC-0x4 IR=0x13ab73
R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]
]=0x0 R[e]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[18]=0x0 R[19]=0x0 R[16]=0x0 R[1b]=0x0 R[1

Registers bolore executing the instruction woxs

PC=0x8 IR=0x13db73

R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]

P=0x0 R[e]=0x0 R[f]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[18]=0x0 R[19]=0x0 R[18]=0x0 R do CSRRCI and the result is :rd=3ab Registers after executing the instruction PC=0xc IR=0x13fb73 FC-0x0 R-0x131073 R[0]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[10]=0x0 R[11]=0x0 R[11]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[18]=0x0 R[19]=0x0 R[1a]=0x0 R[1b]=0x0 Registers before executing the instruction @Oxc PC=Oxc IR=Ox13fb73 R[0]=Ox0 R[1]=Ox0 R[2]=Ox0 R[3]=Ox0 R[4]=Ox0 R[5]=Ox0 R[6]=Ox0 R[7]=Ox0 R[8]=Ox0 R[9]=Ox0 R[a]=Ox0 R[b]=Ox0 R[c]=Ox0 R[d]]=Ox0 R[e]=Ox0 R[f]=Ox0 R[10]=Ox0 R[11]=Ox0 R[12]=Ox0 R[13]=Ox0 R[14]=Ox0 R[15]=Ox0 R[16]=Ox0 R[17]=Ox0 R[18]=Ox0 R[19]=Ox0 R[1a]=Ox0 R[1b]=Ox0 fence_i, nop Registers after executing the instruction Registers before executing the instruction @0x10 PC=0x10 IR=0x100f R[0]=0x0 R[1]=0x0 R[3]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[c]=0x0 R[a]=0x0 R[b]=0x0 Registers after executing the instruction PC=0x14 IR=0x100073 PC=0x14 IR=0x100073
R[0]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[c]=0x0 R[c]=0x0 R[b]=0x0 R[10]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[18]=0x0 R[19]=0x0 R[1a]=0x0 R[1b]=0x0 Registers before executing the instruction @0x14 PC=0x14 IR=0x100073 R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d] =0x0 R[e]=0x0 R[f]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[16]=0x0 R[17]=0x0 R[18]=0x0 R[19]= 0x0 R[1a]=0x0 R[1b]=0x0 Registers after executing the instruction Registers after executing the instruction PC-0x3c IR=0x3ab5463 R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[3 Registers before executing the instruction @0x3c PC=0x3c IR=0x3ab5463 R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[b]=0x0 R[b]=0x0 R[b]=0x0 R[10]=0x0 R[1 Registers after executing the instruction Registers after executing the instruction PC=0x40 IR=0x40800023 R[0]=0x0 R[1]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[Registers before executing the instruction @0x40
PC=0x40 IR=0x40800023
R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[1]=0x0 R[1] Do XORI Registers after executing the instruction
PC=0x44 IR=0x1001c493
R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x100 R[a]=0x0 R[b]=0x0 R[d]=0x0 R[e]=0x0 R[1]=0x0 Continue simulation (Y/n)?

Registers before executing the instruction @0x8

Registers before executing the instruction @0x44
PC=0x44 IR=0x1001c493
R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x100 R[a]=0x0 R[b]=0x0 R[c]=0x0 R
[d]=0x0 R[e]=0x0 R[f]=0x0 R[i]=0x0 R[i1]=0x0 R[i2]=0x0 R[i3]=0x0 R[i4]=0x0 R[i5]=0x0 R[i6]=0x0 R[i7]=0x0 R[i8]=0x0 R[i9]
=0x0 R[1a]=0x0 R[1b]=0x0 R[1c]=0x0 R[1d]=0x0 R[1e]=0x0 R[1f]=0x0
Do ADD
Registers after executing the instruction
PC=0x48 IR=0x308533
R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x100 R[a]=0x0 R[b]=0x0 R[6]=0x0 R[6]=0x0 R[6]=0x0 R[1]=0x0 R[1]

Registers before executing the instruction @0x48 PC=0x48 IR=0x308533 R[0]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[6]=0x0 R[8]=0x0 R[9]=0x100 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[18]=0x0 R[19] =0x0 R[1a]=0x0 R[1b]=0x0 R[1b]=

10.

以此类推。

结果分析

实现了模拟的给你,以及 CPU 和存储器状态的输出。