湖南大学

HUNAN UNIVERSITY

RISC-V 基本指令集 CPU 设计与实现

班级: 智能 1602

学号: 201608010723

姓名: 施园

一、实验目的

完成一个模拟 RISC-V 的基本整数指令集 RV32 的 CPU(单周期)设计。

二、实验要求

- 1、硬件设计采用 VHDL 或 Verilog 语言,软件设计采用 C/C++或 SystemC 语言,其它语言例如 Chisel、MyHDL 等也可选。
- 2、实验报告采用 markdown 语言,或者直接上传 PDF 文档
- 3、实验最终提交所有代码和文档。

三、实验过程

这份工作在暑假的时候没有做过,所以本次实验相对简单一点。本实验实现 5 条指令,分别为 LUI,BGE,LBU,SLTIU,SRAI。其中,LUI 存放立即数到 rd 的高 20 位,低 12 位置 0。BGE 在满足 src1>=src2条件时跳转,跳转范围为 pc(+/-)4KB。LBU 从存储器加载一个 8 位值,然后在存储到 reg[rd]之前将零扩展到 32 位。SLTIU 在 src1 小于立即数(都是无符号整数)的情况下将 reg[rd]置 1,否则置 0。SRAI 将 src1 里面的数据算数右移,并存入 reg[rd]内,入参定义如下,包括了输入输出、时钟、重置等信号。

设计框架如下:

entity rv32i cpu singlecycle is

port(

clk: in std logic;

reset: in std_logic;

inst addr: out std logic vector(31 downto 0);

inst: in std logic vector(31 downto 0);

```
data addr: out std logic vector(31 downto 0);
data: inout std logic vector(31 downto 0);
data read: out std logic;
data write: out std logic
);
end entity rv32i cpu singlecycle;
结构部分,声明了计算是需要使用的变量。ir表示当前执行的指令,
pc 表当前的指令的地址; 7位的 opcode, 3位的 funct3, 7位的 funct7,
这三个变量读取 ir 的指令,取到对应的值。寄存器 rd,rs1,rs2 存储 ir
中读取到的对应操作值地址, src1,src2 将 rs1,rs2 中的地址对于的 reg
中的值转为32位保存。
signal ir: std logic vector(31 downto 0);
signal pc: std logic vector(31 downto 0);
signal next pc: std logic vector(31 downto 0);
-- Fields in instruction
signal opcode: std logic vector(6 downto 0);
signal rd: std logic vector(4 downto 0);
signal funct3: std logic vector(2 downto 0);
signal rs1: std_logic_vector(4 downto 0);
signal rs2: std logic vector(4 downto 0);
signal funct7: std logic vector(6 downto 0);
signal shamt: std logic vector(4 downto 0);
signal Imm31 12UtypeZeroFilled: std logic vector(31 downto 0);
signal Imm12 1BtypeSignExtended: std logic vector(31 downto 0);
signal Imm11 OItypeSignExtended: std logic vector(31 downto 0);
signal src1: std logic vector(31 downto 0);
signal src2: std logic vector(31 downto 0);
signal addresult: std logic vector(31 downto 0);
signal subresult: std logic vector(31 downto 0);
type regfile is array(natural range ) of std logic vector(31 downto 0);
signal regs: regfile(31 downto 0);
signal reg write: std logic;
signal reg write id: std logic vector(4 downto 0);
signal reg write data: std logic vector(31 downto 0);
signal LUIresult: std logic vector(31 downto 0);
signal AUIPCresult: std logic vector(31 downto 0);
```

```
signal BGEresult: std logic vector(31 downto 0);
signal LBUresult: std logic vector(31 downto 0);
signal SLTIUresult: std logic vector(31 downto 0);
signal SRAIresult: std logic vector(31 downto 0);
reg write 为写操作的标记, 当为'1'时表示需要将 reg write data 的值
写入下标为 reg write id 的寄存器中。
signal reg write: std logic;
signal reg write id: std logic vector(4 downto 0);
signal reg write data: std logic vector(31 downto 0);
获取对于的值:
inst addr <= pc;
ir \le inst;
opcode \leq ir(6 downto 0);
rd \le ir(11 \text{ downto } 7);
funct3 \le ir(14 \text{ downto } 12);
rs1 \le ir(19 \text{ downto } 15);
rs2 \le ir(24 downto 20);
funct7 \le ir(31 \text{ downto } 25);
shamt \le rs2;
Imm31 12UtypeZeroFilled <= ir(31 downto 12) & "0000000000000";
Imm12 1BtypeSignExtended <= "111111111111111111" & ir(31) & ir(7) & ir(30)
downto 25) & ir(11 \text{ downto } 8) when ir(31)='1' else
"00000000000000000000" & ir(31) & ir(7) & ir(30 downto 25) & ir(11 downto 8);
Imm11 OItypeSignExtended <= "11111111111111111" & ir(31 downto 20) when
src1 <= regs(TO INTEGER(UNSIGNED(rs1)));</pre>
src2 <= regs(TO INTEGER(UNSIGNED(rs2)));</pre>
reg write id <= rd;
addresult <= STD_LOGIC_VECTOR(SIGNED(src1) + SIGNED(src2));
subresult <= STD LOGIC VECTOR(SIGNED(src1) - SIGNED(src2));</pre>
LUIresult <= Imm31 12UtypeZeroFilled;
AUIPCresult<=STD LOGIC VECTOR(SIGNED(pc)+
SIGNED(Imm31 12UtypeZeroFilled));
SRAIresult<=to stdlogicvector(to bitvector(src1)SRA
to integer(unsigned(shamt)));
TO INTEGER(UNSIGNED(src1))
                                                                      <
TO INTEGER(UNSIGNED(Imm11 0ItypeSignExtended)) else
"00000000000000000000000000000000000";
reg_write_data <= addresult when opcode = "0110011" and funct7 = "0000000" else
subresult when opcode = "0110011" and funct7 = "0100000" else
```

```
LUIresult when opcode = "0110111" else
AUIPCresult when opcode = "0010111" else
LBUresult when opcode = "0000011" and funct3 = "100" else
SRAIresult when opcode = "0010011" and funct3 = "101" and ir(31 downto 25) =
"0100000" else
SLTIUresult when opcode = "0010011" and funct3 = "011" else
"00000000000000000000000000000000000";
next pc<=STD LOGIC VECTOR(SIGNED(pc)</pre>
SIGNED(Imm12 1BtypeSignExtended)) when opcode = "1100011" and funct3 =
"101" and SIGNED(src1) >= SIGNED(src2) else
STD LOGIC VECTOR(SIGNED(pc) + 4);
在执行阶段,根据获取到的值,计算出指令的结果。其中 nextpc 正常
情况下+4, 在满足 BGE 条件时跳转到对应地址。
LUIresult <= Imm31 12UtypeZeroFilled;
AUIPCresult <= TD LOGIC VECTOR (SIGNED (pc)+
SIGNED(Imm31 12UtypeZeroFilled));
SRAIresult <= stdlogicvector(to bitvector(src1) SRA to integer(unsigned(shamt)));
TO INTEGER(UNSIGNED(src1))<
TO INTEGER(UNSIGNED(Imm11 0ItypeSignExtended)) else
"00000000000000000000000000000000000";
reg write data <= addresult when opcode = "0110011" and funct7 = "0000000" else
subresult when opcode = "0110011" and funct7 = "0100000" else
LUIresult when opcode = "0110111" else
AUIPCresult when opcode = "0010111" else
LBUresult when opcode = "0000011" and funct3 = "100" else
SRAIresult when opcode = "0010011" and funct3 = "101" and ir(31 downto 25) =
"0100000" else
SLTIUresult when opcode = "0010011" and funct3 = "011" else
next pc <= STD LOGIC VECTOR(SIGNED(pc)+
SIGNED(Imm12 1BtypeSignExtended)) when opcode = "1100011" and funct3 =
"101" and SIGNED(src1) >= SIGNED(src2) else
STD LOGIC VECTOR(SIGNED(pc) + 4);
最后写回阶段, 当时钟上跳时触发。
process(clk)
begin
if(rising edge(clk)) then
if (reset='1') then
-- Clear register file?
```

```
else

pc <= next_pc;

if (reg_write = '1') then

regs(TO_INTEGER(UNSIGNED(reg_write_id))) <= reg_write_data;

end if; -- reg_write = '1'

end if; -- reset = '1'


end if; -- rising_edge(clk)

end process; -- clk

STD_LOGIC_VECTOR(SIGNED(pc) + 4);
```


实验测试:

1、对于指令 LUI,当输入指令为 01000000001000010000000010110011 时,测试结果如下:




本条指令将20位立即数移至寄存器1的前20位,而寄存器后12位置0。从结果可知,此时立即数已向前移位12位,后12位置0,可以看出该指令正确执行。

2、对于指令 BGE,当输入指令为 00011000100000100000000010110111 时,测试结果如下:




在满足 src1>=src2 条件时发生了跳转。

3、对于指令 BGE,当输入指令为 00011000100000100000000010110111 时,测试结果如下:




LBU 从存储器加载一个 8 位值, 然后在存储到 reg[rd]之前将零扩展到 32 位。

4、对于指令 SRAI,当输入指令为 00000010100101000111000010010011 时,测试结果如下:



SRAI将 src1 里面的数据算数右移,并存入 reg[rd]内

5、对于指令 SLTIU,当输入指令为 00011000100000100000000010110111 时,测试结果如下:



SLTIU 在 src1 小于立即数(都是无符号整数)的情况下将 reg[rd]置 1,否则置 0。从测试结果可以看出编写的 cpu 能够完成指令的工作,达到了实验的目的。

四、分析和总结

在将 cpu 整合的过程中,逐步将各个模块合成并且运行起来,虽然 CPU 设计难度较大的,需要花很多的精力和时间在上面,但是这一切都很值得,总的来说收获很多。