微处理器实验报告

实验一: 汇编器

班级: 物联1601

学号: 201608010315

姓名: 刘祺

实验目标

设计一个 RISC- V 基本整数指令集汇编器,能够实现汇编指令向二进制的转化。

实验要求

采用 C/C++编写程序

汇编器的输入是模拟的汇编指令文件

汇编器的输出是汇编指令经过汇编之后的二进制指令文件

实验内容

1.汇编器简介

汇编器 (Assembler) 是将汇编语言翻译为机器语言的程序。一般而言,汇编生成的是目标代码,需要经链接器 (Linker) 生成可执行代码才可以执行。

汇编语言是一种以处理器指令系统为基础的低级语言,采用助记符表达指令操作码,采用标识符表示指令操作数。作为一门语言,对应于高级语言的编译器,需要一个"汇编器"来把汇编语言原文件汇编成机器可执行的代码。

2.RISC- V 指令集内容

我们在这里编写的是 RV32I 指令集,其包含了六种基本指令格式,分别是:用于寄存器-寄存器操作的 R类型指令,用于短立即数和访存 load 操作的 I型指令,用于访存 store 操作的 S型指令,用于条件跳转操作的 B类型指令,用于长立即数的 U型指令和用于无条件跳转的 J型指令。

3.RISC- V 指令集编码格式

31	30 25	5 24 2	20	0 19)	15 14	12 11	8	7	6	0
fi	ınct7	T:	2		rs1	funct3		rd		opcod	e R-type
	imm[1	1:0]			rs1	funct3		rd		opcod	e I-type
imr	n[11:5]	r	2		rs1	funct3		imm[4:0]	opcod	e S-type
imm[12]	imm[10:5]	T:	2		rs1	funct3	in	nm[4:1]	imm[11	opcod	e B-type
		imm[3	1:12]					rd		opcod	e U-type
											morning .
imm[20]	imm[1	0:1]	imm	[11]	imn	n[19:12]		rd		opcod	e J-type

4.RISC-V指令

Category Name	Fmt	RV321 Base		
Shifts				
Shift Left Logical	R	SLL	rd,rs1,rs2	
Shift Left Log.lmm.	ı	SLLI	rd,rs1,shamt	
Shift Right Logical	R	SRL	rd,rs1,rs2	
Shift Right Log.lmm.	l	SRLI	rd,rs1,shamt	
Shift Right Arithmetic	R	SRA	rd,rs1,rs2	
Shift Right Arith.lmm.		SRAI	rd,rs1,shamt	
Arithmetic				
ADD	R	ADD	rd,rs1,rs2	
ADD Immediate	l	ADDI	rd,rs1,imm	
SUBtract	R	SUB	rd,rs1,rs2	
Load Upper Imm	U	LUI	rd,imm	
Add Upper Imm to PC	U	AUIPC	rd,imm	
Logical				
XOR	R	XOR	rd,rs1,rs2	
XOR Immediate	I	XORI	rd,rs1,imm	
OR	R	OR	rd,rs1,rs2	

ORImmediate	ORI	rd,rs1,imm
UNITITIEGIALE		10,131,111111

AND	R	AND	rd,rs1,rs2
AND Immediate		ANDI	rd,rs1,imm
Category Name	Fmt		RV32I Base
Compare			
Set <	R	SLT	rd,rs1,rs2
Set < Immediate		SLTI	rd,rs1,rs2
Set < Unsigned	R	SLTU	rd,rs1,rs2
Set < Imm Unsigned	l	SLTIU	rd,rs1,imm
Branches			
Branch=	В	BEQ	rs1,rs2,imm
Branch≠	В	BNE	rs1,rs2,imm
Branch <	В	BLT	rs1,rs2,imm
Branch≥	В	BGE	rs1,rs2,imm
Branch < Unsigned	В	BLTU	rs1,rs2,imm
Branch≥ Unsigned	В	BGEU	rs1,rs2,imm
Jump&Link			1
J&L	J	JAL	rd,imm
Jump& Link Register		JALR	rd,rs1,imm
Synch			
Synch thread		FENCE	
Synch Instr& Data		FENCEI	
Environment			
CALL		ECALL	
BREAK		EBREAK	
Control Status Register(CSR)			
Read/Write		CSRRW	rd,csr,rs1
Read & Set Bit		CSRRS	rd,csr,rs1
Read & Clear Bit		CSRRC	rd,csr,rs1
Read/Write Imm		CSRRWI	rd,csr,imm
Read & Set Bit Imm		CSRRSI	rd,csr,imm
Read & Clear Bit Imm		CSRRCI	rd,csr,imm
Loads			
Load Byte	- 1	LB	rd,rs1,imm
Load Halfword	- 1	LH	rd,rs1,imm
Load Byte Unsigned	- 1	LBU	rd,rs1,imm
Load Half Unsigned	I	LHU	rd,rs1,imm
Load Word		LW	rd,rs1,imm
Stores			
Store Byte	S	SB	rs1,rs2,imm
Store Halfword	S	SH	rs1,rs2,imm
Store Word	S	SW	rs1,rs2,imm

汇编器程序框架

生成操作码编码;

```
操作数 - > 寄存器编号或者立即数

if(操作数是标号) { 查找符号表,如果查到,计算得到偏移量;如果没查到,记下当前汇编语句和地址}

}

生成指令的二进制表示 }

else(伪指令助记符) { 根据伪指令含义执行相应转换 }

}
```

测试

模拟器输入如下

```
文件(F) 编辑(E) 格式(O) 查看(V) 帮助(H)
ADD r3,r1,r2
SUB r3,r1,r2
XOR r3,r1,r2
OR r3,r1,r2
AND r3,r1,r2
SLL r3,r1,r2
SRA r3,r1,r2
SLT r3,r1,r2
SLTU r3,r1,r2
LB r2,r1,10
LH r2,r1,10
LW r2,r1,10
LBU r2,r1,10
LHU r2.r1.10
ADDI r2,r1,10
SLTI r2,r1,10
SLTIU r2,r1,10
XORI r2,r1,10
ORI r2,r1,10
ANDI r2,r1,10
SLLI r2,r1,10
SRLI r2,r1,10
SRAI r2,r1,10
SB r1,r2,36
SH r1,r2,36
SW r1,r2,36
```

将结果输入至 out.txt 文件中:

```
■ out.txt - 记事本
文件(F) 編輯(E) 格式(O) 音看(V) 帮助(H
0000000001000001000000110110011
0100000001000001000000110110011
0000000001000001100000110110011
0000000001000001110000110110011
000000000100000110110011
0000000001000001001000110110011
0000000001000001101000110110011
0100000001000001101000110110011
0000000001000001010000110110011
0000000001000001011000110110011
000000010100000100000100000011
01000000101000001101000100010011
000000100010000100001000100011
00000010001000001001001000100011
00000010001000001010001000100011
00011000001000001000100001100011
00011000001000001001100001100011
```

分析和结论

从汇编器实现了对输入汇编指令的读入、汇编、输出操作。

实验心得体会

这个实验的设计思路是维护一个映射表,然后通过解析输入的指令去查相 应的映射表,最后拼出一段二进制序列。 实验二: 存储器

实验目标

设计一个简单存储器,实现存储器的功能

实验要求

采用 VHDL或 Verilog 语言 自定义存储器的输入和输出 实现存储器的存储功能

实验内容

1.存储器简介

存储器是用来存储程序和各种数据信息的记忆部件。存储器可分为主存储器 (简称主存或内存)和辅助存储器(简称辅存或外存)两大类。和 CPU 直接交换信息 的是主存。

主存的工作方式是按存储单元的地址存放或读取各类信息,统称访问存储器。 主存中汇集存储单元的载体称为存储体,存储体中每个单元能够存放一串二进 码表示的信息,该信息的总位数称为一个存储单元的字长。存储单元的地址与存储在其中的信息是——对应的,单元地址只有一个,固定不变,而存储在其中的信息是可以更换的。

指示每个单元的二进制编码称为地址码。寻找某个单元时,先要给出它的地址码。暂存这个地址码的寄存器叫存储器地址寄存器(MAR)。为可存放从主存的存储单元内取出的信息或准备存入某存储单元的信息,还要设置一个存储器数据寄存器(MDR)。

2.存储器的特点

- ① 设置多个存储器并且使他们并行工作。本质:增添瓶颈部件数目,使它们并行工作,从而减缓固定瓶颈。
- ② 采用多级存储系统,特别是 Cache 技术,这是一种减轻存储器带宽对系统性能影响的最佳结构方案。本质:把瓶颈部件分为多个流水线部件,加大操作时间的重叠、提高速度,从而减缓固定瓶颈。
- ③ 在微处理机内部设置各种缓冲存储器,以减轻对存储器存取的压力。增加 CPU 中寄存器的数量也可大大缓解对存储器的压力。本质:缓冲技术,用于减缓暂时性瓶颈。

存储器程序框架

考虑到存储器的主要原理就是读取、存储数据。


我们将模拟器的框架设计如下:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity mem is
               port(
                       addrbus: in std_logic_vector(31 downto 0);
                      databus: inout std_logic_vector(31 downto 0);
                      read: in std_logic;
                      write: in std_logic
end entity;
architecture mem_behav of mem is
               type memtype is array(natural range<>) of std_logic_vector(7 downto 0);
               signal memdata: memtype(4095 downto 0) := (
                      0 => X"04",
                      1 => X"00",
                      2 => X"00",
                      3 => X"00",
                      4 => X"08",
                 5 => X"00",
                      6 => X"00",
                       7 => X"00",
                      others => X"11"
               );
begin
do_read: process(addrbus, read)
                              variable i: integer;
               begin
                      i := to_integer(unsigned(addrbus));
                      if (read='1') then
                              -- assume little-endian
       databus <= memdata(i+3) \& memdata(i+2) \& memdata(i+1) \& memdata(i);
                      else
                              end if;
               end process do_read;
end;
```

```
-- 定义主体
entity mem is
port(
   --定义接口
   -- 定义使能端
);
end entity;
-- 定义结构
architecture mem_behav of mem is
   type memtype is array(natural range<>) of std_logic_vector(7 downto
   0);
   --初始化
   signal memdata: memtype(4095 downto 0) := (
      0 = > X"04",
       1 = > X"00",
       2 = > X"00"
       3 = > X"00"
       4 = > X"08",
       5 = > X"00",
       6 = > X"00",
       7 = > X"00",
       others = > X"11"
   );
--主函数
begin
   do read: process(addrbus, read)
   variable i: integer;
   begin
```

end;

仿真结果如下:



2.5ns+: 第一个CLK时钟上升沿:

DL=1,XL=0,A=01101000,LD=1,I=00000000,输出 IR=00000000,RAM 进行 读操作,但因为寄存器是CLK上升沿触发,所以IR还未发生改变。

5.0ns+: 第一个CLK时钟下降沿: DL=0,XL=1,A=01101000,LD=1,I=11111111, 输出 IR=00001001,正是RAM中地址A=01101000所对应的数据。

7.5ns+:第二个CLK时钟上升沿: DL=0,XL=1,A=01101000,LD=1,I=11111111, 输出 IR=00001001,RAM 进行写操作,I的值将写入地址A的区域。

10.0ns+:第二个CLK时钟下降沿: DL=1,XL=1,A=01101000,LD=1,I=00000000,输出 IR=11111111,地址 A和第一个 CLK下降沿相同,存储的数据却不同,这

次数据为第 二个CLK上升沿写入的I值,说明读和写操作正确。

实验心得与体会

通过本次实验复习了 RAM 的原理以及它的读写机制和过程。

实验三: 模拟器

实验目标

设计一个 CPU 模拟器,能模拟 CPU 指令集的功能

实验要求

采用 C/C++编写程序

模拟器的输入是二进制的机器指令文件

模拟器的输出是 CPU 各个寄存器的状态和相关的存储器单元状态

.RISC-V 指令集内容

我们在这里编写的是 RV32I 指令集,其包含了六种基本指令格式,分别是于寄存器操作的 R类型指令,用于短立即数和访存 load 操作的 I 型指令,用于访存store 操作的 S型指令,用于条件跳转操作的 B类型指令,用于长立即数的 U 型指令和用于无条件跳转的 J型指令。

RISC-V 指令集编码格式

31 30 25	24 21	20	19	15 14 12	11 8 7	6 0
funct7	rs2		rs1	funct3	rd	opcode R-type
imm[1]	:0]		rs1	funct3	rd	opcode I-type
imm[11:5]	rs2		rs1	funct3	imm[4:0]	opcode S-type
imm[12] imm[10:5]	rs2		rs1	funct3	imm[4:1] imm[11]	opcode B-type
	imm[31:	12]			rd	opcode U-type
imm[20] imm[10):1] i	mm[11]	imm	[19:12]	rd	opcode J-type

4.RISC- V 指令

Category Name	Fmt	RV321 Base		
Shifts			,	
Shift Left Logical	R	SLL	rd,rs1,rs2	
Shift Left Log.lmm.		SLLI	rd,rs1,shamt	
Shift Right Logical	R	SRL	rd,rs1,rs2	
Shift Right Log.Imm.		SRLI	rd,rs1,shamt	
Shift Right Arithmetic	R	SRA	rd,rs1,rs2	
Shift Right Arith.lmm.		SRAI	rd,rs1,shamt	
Arithmetic			,	
ADD	R	ADD	rd,rs1,rs2	
ADD Immediate		ADDI	rd,rs1,imm	
SUBtract	R	SUB	rd,rs1,rs2	
Load Upper Imm	U	LUI	rd,imm	
Add Upper Imm to PC	U	AUIPC	rd,imm	
Logical			,	
XOR	R	XOR	rd,rs1,rs2	
XOR Immediate	I	XORI	rd,rs1,imm	
OR	R	OR	rd,rs1,rs2	
OR Immediate		ORI	rd,rs1,imm	

4.RISC-V 指令

Category	Name	Fmt	RV32I Base		
Shifts					
Shift Left Logical		R	SLL	rd,rs1,rs2	
Shift Left Log.Imm.		I	SLLI	rd,rs1,shamt	
Shift Right Logical		R	SRL	rd,rs1,rs2	
Shift Right Log.Imm.		ı	SRLI	rd,rs1,shamt	
Shift Right Arithmetic		R	SRA	rd,rs1,rs2	
Shift Right Arith.lmm.		I	SRAI	rd,rs1,shamt	
Arithmetic					
ADD		R	ADD	rd,rs1,rs2	
ADD Immediate		I	ADDI	rd,rs1,imm	
Add Upper Imm to PC		U	AUIPC	rd,imm	
Logical					
XOR		R	XOR	rd,rs1,rs2	
XOR Immediate		I	XORI	rd,rs1,imm	
OR		R	OR	rd,rs1,rs2	
OR Immediate		I	ORI	rd,rs1,imm	
AND		R	AND	rd,rs1,rs2	
AND Immediate		I	ANDI	rd,rs1,imm	

Category Name	Fmt	RV32I Base		
Compare				
Set<	R	SLT	rd,rs1,rs2	
Set <immediate< td=""><td>I</td><td>SLTI</td><td>rd,rs1,rs2</td></immediate<>	I	SLTI	rd,rs1,rs2	
Set <unsigned< td=""><td>R</td><td>SLTU</td><td>rd,rs1,rs2</td></unsigned<>	R	SLTU	rd,rs1,rs2	
Set <imm td="" unsigned<=""><td>ı</td><td>SLTIU</td><td>rd,rs1,imm</td></imm>	ı	SLTIU	rd,rs1,imm	
Branches				
Branch=	В	BEQ	rs1,rs2,imm	
Branch≠	В	BNE	rs1,rs2,imm	
Branch<	В	BLT	rs1,rs2,imm	
Branch≥	В	BGE	rs1,rs2,imm	
Branch <unsigned< td=""><td>В</td><td>BLTU</td><td>rs1,rs2,imm</td></unsigned<>	В	BLTU	rs1,rs2,imm	
Branch≥ Unsigned	В	BGEU	rs1,rs2,imm	
Jump& Link				
J&L	J	JAL	rd,imm	
Jump&Link Register	ı	JALR	rd,rs1,imm	
Synch				
Synch thread	I	FENCE		
Synch Instr&Data	I	FENCEI		
Environment				
CALL	I	ECALL		
BREAK	I	EBREAK		
Control Status Register(CSR)				
Read/Write	ı	CSRRW	rd,csr,rs1	
Read & Set Bit	I	CSRRS	rd,csr,rs1	
Read&Clear Bit	I	CSRRC	rd,csr,rs1	
Read/Write Imm	I	CSRRWI	rd,csr,imm	
Read&Set Bit Imm	I	CSRRSI	rd,csr,imm	
Read&Clear Bit Imm	I	CSRRCI	rd,csr,imm	
Loads				
Load Byte	I	LB	rd,rs1,imm	
Load Halfword	I	LH	rd,rs1,imm	
Load Byte Unsigned	I	LBU	rd,rs1,imm	
Load Half Unsigned	I	LHU	rd,rs1,imm	
Load Word	I	LW	rd,rs1,imm	
Stores				
Store Byte	S	SB	rs1,rs2,imm	
Store Halfword	S	SH	rs1,rs2,imm	
Store Word	S	SW	rs1,rs2,imm	

1. 模拟器架构:

Program (): 负责通过移位运算将指令写入寄存器。

Decode (): 负责译码。

main ():根据译码结果选择相应的模块执行。

RV32I 的指令长度为 32 位, 并且需要在内存中对齐存储, 并且是

小端存储。一共有6种指令格式:R、I、S、U以及变种SB、UJ,如下图所示。

31 30 25	24 21 20	19 1	5 14 12	11 8 7	6 0	
funct7	rs2	rsl	funct3	rd	opcode	R-type
imm[1	1:0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
[imm[12] imm[10:5]	rs2	rs1	funct3	imm[4:1] imm[11]	opcode	SB-type
	imm[31:12]		rd	opcode	U-type	
imm[20] imm[1	0:1] [imm[11]	imm	19:12]	rd	opcode	UJ-type

主要代码:

内存分配和管理

```
def allocMem(s,M):
    M=[0 for i in range(s)]
    MSize=s
    return M,MSizedef freeMem(M):
```

数据的存储和读取

del M[:]

```
def readByte(M,address):
    if address >= MSize:
```

```
print("ERROR: Address out of range in readByte")
       return 0
   return int('0x'+M[address],16) #int型 def
writeByte(M,address,data): #data 为 int 型
   data="{0:02x}".format(data) #data 为 str 型数值为 16 进制
   if address >= MSize:
        print("ERROR: Address out of range in writeByte")
       return 0
                                     #M[]为 str 型 def
   M[address]=data
readHalfWord(M,address):
   if address >= MSize-WORDSIZE/2:
       print("ERROR: Address out of range in readHalfWord")
       return 0
   return int('0x'+M[address+1]+M[address],16)def
writeHalfWord(M,address,data):
   data = "\{0:04x\}".format(data)
   if address >= MSize-WORDSIZE/2:
       print("ERROR: Address out of range in writeHalfWord")
       return 0
   M[address+1]=data[0:2]
   M[address]=data[2:4]def readWord(M,address):
   if address >= MSize:
       print("ERROR: Address out of range in readWord")
       return 0
   return
int('0x'+M[address+3]+M[address+2]+M[address+1]+M[address],16)
def writeWord(M,address,data):
   data = "\{0:08x\}".format(data)
   if address >= MSize:
       print("ERROR: Address out of range in writeWord")
       return 0
   M[address+3]=data[0:2]
   M[address+2]=data[2:4]
```

```
M[address]=data[6:8]
存储器的设计以及指令的初始存储
def Mem(M):
   writeWord(M,0,(0xfffff << 12)|(2 << 7)|(opcode['LUI']))
   writeWord(M,4,(1 << 12)|(5 << 7)|(opcode['AUIPC']))
   writeWord(M,8,(0x20<<25)|(5<<20)|(opcode['SW']))
   writeWord(M,12,(0x400 < <20)|(3<<7)|(opcode['LB']))
   writeWord(M,16,(0x400 < <20)|(7 < <7)|(opcode['LBU']))
   writeWord(M,20,(2<20)|(0x8<<7)|(opcode['BGE']))
   writeWord(M,28,(0x8 < < 20)|(3 < < 15)|(8 < < 7)|(opcode['SLTIU']))
   writeWord(M,32,(0x2 << 20)|(0x2 << 15)|(9 << 7)|(opcode['SRAI']))
   writeWord(M,36,(0x400) < (20)(1 < (15))(4 < (7))(0)(0)
   writeWord(M,40,(0x20<<25)|(7<<20)|(9<<7)|(opcode['SH']))
   writeWord(M,44,(4<<20)|(1<<15)|(0x8<<7)|(opcode['BGEU']))
   writeWord(M,48,(0x400 < <20)|(2 < <15)|(4 < <7)|(opcode['ORI']))
   writeWord(M,52,(4<<20)|(2<<15)|(9<<7)|(opcode['SUB']))
   writeWord(M,56,(1<<31)|(8<<20)|(opcode['BLTU']))
   writeWord(M,60,(0x20 < <25)|(8 < <20)|(opcode['SB']))
   writeWord(M,64,(0x100 < <20)|(3 < <15)|(9 < <7)|(opcode['XORI']))
   writeWord(M,68,(3<<20)|(1<<15)|(10<<7)|(opcode['ADD']))
writeWord(M,72,(1<<31)|(1<<23)|(1<<22)|(1<<12)|(7<<7)|(opcode['J
AL']))
   writeWord(M,0,0x0013ab73)
   writeWord(M,4,0x0013db73)
   writeWord(M,8,0x0013fb73)
   writeWord(M,12,0x0000100f)
   writeWord(M,16,0x00100073)
指令的译码
def decode(instruction,R):
                                      #instruction 为 int 型
```

M[address+1]=data[4:6]

```
opcd=instruction&0xfe00707f
   rd = (instruction & 0x0f80) > 7
   rs1 = (instruction & 0xf8000) > > 15
   zimm=rs1
   rs2=(instruction&0x1f00000)>>20
   shamt=rs2
   imm11 0i=instruction>>20
   csr=instruction>>20
   imm11 5s=instruction>>25
   imm4 0s=(instruction>>7)&0x01f
   imm12b=instruction>>31
   imm10 5b=(instruction>>25)&0x3f
   imm4 1b=(instruction&0x0f00)>>8
   imm11b=(instruction & 0x080) > 7
   imm31_12u=instruction>>12
   imm20j=instruction>>31
   imm10 1j=(instruction>>21)&0x3ff
   imm11j=(instruction>>20)&1
   imm19 12j=(instruction >> 12) & 0x0ff
   pred=(instruction>>24)&0x0f
   succ=(instruction>>20)&0x0f
   src1=R[rs1]
   src2=R[rs2]
  Imm11 OltypeZeroExtended=imm11 0i& 0x0fff
   Imm11 OltypeSignExtended=imm11 0i
   Imm11 OStypeSignExtended=(imm11 5s<<5)|imm4 0s
Imm12 1BtypeZeroExtended=imm12b&0x00001000|(imm11b < < 11)|(i
mm10 5b<<5) (imm4 1b<<1)
Imm12 1BtypeSignExtended=imm12b&0xfffff000|(imm11b<<11)|(im
m10 5b<<5) (imm4 1b<<1)
```

Imm31 12UtypeZeroFilled=instruction&0xfffff000

[mm20 1]typeSignExtended=[imm20]&0xfff00000)|(imm19 12j<<12)|(|mm11j < <11| (mm10 1j < <1)

 $[mm20 \ 1]typeZeroExtended = ([mm20] & 0x00100000) | ([mm19 \ 12] < < 12)$ (imm11j<<11) (imm10 1j<<1)

return

opcd,rd,rs1,zimm,rs2,shamt,imm11 0i,csr,imm11 5s,imm4 0s,imm12b,i mm10 5b,imm4 1b,\

imm11b,imm31 12u,imm20j,imm10 1j,imm11j,imm19 12j,pred,succ,sr c1,src2,lmm11 OltypeZeroExtended,\

Imm11 OltypeSignExtended,Imm11 OStypeSignExtended,Imm12 1Bty peZeroExtended,Imm12 1BtypeSignExtended,\

Imm31 12UtypeZeroFilled,Imm20 1JtypeSignExtended,Imm20 1Jtype ZeroExtended

测试与运行截图

模拟器运行的截图如下

第一条指令运行输出:

Registers bofore executing the instruction @0x0

R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[e]=0x0 R[f]=0x0 R[1]=0x0 R[1

do CSRRS and the result is :rd=3af Registers after executing the instruction PC=0x4 IR=0x13ab73

R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[e]=0x0 R[f]=0x0 R[1]=0x0 R[1]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[17]=0x0 R[18]=0x0 R[18

第二条指令运行输出:

Registers bofore executing the instruction @0x4

Registers bofore executing the instruction edga?

PC=0x4 IR=0x13ab73

R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[e]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[13]=0x0 R[15]=0x0 R[16]=0x0 R[

PC=0x8 IR=0x13db73

PC-0x8 IR-0x13d6/3 [2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[e]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[18]=0x0 R[

第三条指令运行输出:

Registers before executing the instruction @0x8 PC=0x8 IR=0x13db73 $_$

PC=0x8 IR=0x13db13
R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[e]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[18]=0x0 R[19]=0x0 R[18]=0x0 R[1

Registers after executing the instruction

PC=0xc IR=0x13fb73

R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=0x0 R[c]=0x0 R[d]=0x0 R[e]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[17]=0x0 R[18]=0x0 R[Continue simulation (Y/n)? [Y]

第四条指令运行输出:

Registers before executing the instruction @0xc

Registers before executing the instruction work

PC=0xc IR=0x13fb73

R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=

0x0 R[c]=0x0 R[d]=0x0 R[e]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[17]=0x0 R[18]=0x0 R fence_i, nop

Tence_1, nop
Registers after executing the instruction
PC=0x10 IR=0x100f
R[0]=0x0 R[1]=0x0 R[2]=0x0 R[3]=0x0 R[4]=0x0 R[5]=0x0 R[6]=0x0 R[7]=0x0 R[8]=0x0 R[9]=0x0 R[a]=0x0 R[b]=
0x0 R[c]=0x0 R[d]=0x0 R[e]=0x0 R[f]=0x0 R[10]=0x0 R[11]=0x0 R[12]=0x0 R[13]=0x0 R[14]=0x0 R[15]=0x0 R[16]=0x0 R[17]=0x0 R[17]=0x0 R[18]=0x0 R[18]=0x

分析与总结

模拟器实现了对二进制指令文件的读入、指令功能的模拟,CPU 和存储器状 态的输出。

实验四: cpu

实验要求

硬件设计采用 VHDL 或 Verilog 语言,软件设计采用 C/C++或 SystemC 语言,其它语言例如 Chisel、MyHDL 等也可选

实验报告采用 markdown 语言,或者直接上传 PDF 文档

实验最终提交所有代码和文档

实验内容

RISC-V 指令集介绍

RV32I 指令集包含了六种基本指令格式,分别是:

R 类型指令: 用于寄存器到寄存器操作

I 类型指令:用于短立即数和访存 load 操作

S 类型指令:用于访存 store 操作

B 类型指令: 用于条件跳转操作

U 类型指令: 用于长立即数

J 类型指令: 用于无条件跳转

RISC-V 指令集编码格式

31 30	25 24 2	1 20	19	15 14 1	2 11 8	7	6 0	
funct7	r	s2	rs1	funct3	rd		opcode	R-type
	F11.03			6 .0				1
imr	n[11:0]		rs1	funct3	rd		opcode	I-type
imm[11:5]	r	s2	rs1	funct3	imm[4	1:0]	opcode	S-type
imm[12] imm[10:5] r	s2	rs1	funct3	imm[4:1]	imm[11]	opcode	B-type
	imm[31:12]			rd		opcode	U-type
imm[20] imr	n[10:1]	imm[11] imn	1[19:12]	rd		opcode	J-type

4.RISC- V 指令

Category Name	Fmt	RV321 Base		
Shifts				
Shift Left Logical	R	SLL	rd,rs1,rs2	
Shift Left Log.lmm.	ı	SLLI	rd,rs1,shamt	
Shift Right Logical	R	SRL	rd,rs1,rs2	
Shift Right Log.Imm.	ı	SRLI	rd,rs1,shamt	
Shift Right Arithmetic	R	SRA	rd,rs1,rs2	
Shift Right Arith.lmm.	I	SRAI	rd,rs1,shamt	
Arithmetic				
ADD	R	ADD	rd,rs1,rs2	
ADD Immediate		ADDI	rd,rs1,imm	
SUBtract	R	SUB	rd,rs1,rs2	
Load Upper Imm	U	LUI	rd,imm	
Add Upper Imm to PC	U	AUIPC	rd,imm	
Logical				
XOR	R	XOR	rd,rs1,rs2	
XOR Immediate	I	XORI	rd,rs1,imm	
OR	R	OR	rd,rs1,rs2	
OR Immediate	I	ORI	rd,rs1,imm	

Category	Name	Fmt	RV32I Base		
Shifts					
Shift Left Logical		R	SLL	rd,rs1,rs2	
Shift Left Log.lmm.		I	SLLI	rd,rs1,shamt	
Shift Right Logical		R	SRL	rd,rs1,rs2	
Shift Right Log.lmm.		l	SRLI	rd,rs1,shamt	
Shift Right Arithmetic		R	SRA	rd,rs1,rs2	
Shift Right Arith.Imm.		I	SRAI	rd,rs1,shamt	
Arithmetic					
ADD		R	ADD	rd,rs1,rs2	
ADD Immediate		I	ADDI	rd,rs1,imm	
Add Upper Imm to PC		U	AUIPC	rd,imm	
Logical					
XOR		R	XOR	rd,rs1,rs2	
XOR Immediate		I	XORI	rd,rs1,imm	
OR		R	OR	rd,rs1,rs2	
OR Immediate		I	ORI	rd,rs1,imm	
AND		R	AND	rd,rs1,rs2	
AND Immediate		I	ANDI	rd,rs1,imm	

Category Name	Fmt	RV32I Base		
Compare				
Set<	R	SLT	rd,rs1,rs2	
Set <immediate< td=""><td>I</td><td>SLTI</td><td>rd,rs1,rs2</td></immediate<>	I	SLTI	rd,rs1,rs2	
Set <unsigned< td=""><td>R</td><td>SLTU</td><td>rd,rs1,rs2</td></unsigned<>	R	SLTU	rd,rs1,rs2	
Set <imm td="" unsigned<=""><td>I</td><td>SLTIU</td><td>rd,rs1,imm</td></imm>	I	SLTIU	rd,rs1,imm	
Branches				
Branch=	В	BEQ	rs1,rs2,imm	
Branch≠	В	BNE	BNE rs1,rs2,imm	
Branch<	В	BLT	BLT rs1,rs2,imm	
Branch≥	В	BGE	rs1,rs2,imm	
Branch <unsigned< td=""><td>В</td><td>BLTU</td><td colspan="2">rs1,rs2,imm</td></unsigned<>	В	BLTU	rs1,rs2,imm	
Branch≥ Unsigned	В	BGEU	rs1,rs2,imm	
Jump&Link				
J&L	J	JAL	rd,imm	
Jump&Link Register	I	JALR	rd,rs1,imm	
Synch				
Synch thread	I	FENCE		
Synch Instr&Data	I	FENCEI		
Environment				
CALL	I	ECALL		
BREAK	I	EBREAK		
Control Status Register(CSR)				
Read/Write		CSRRW	rd,csr,rs1	
Read & Set Bit	I	CSRRS	rd,csr,rs1	
Read & Clear Bit	I	CSRRC	rd,csr,rs1	
Read/Write Imm	I	CSRRWI	rd,csr,imm	
Read&Set Bit Imm	I	CSRRSI	rd,csr,imm	
Read&Clear Bit Imm	I	CSRRCI	rd,csr,imm	
Loads				
Load Byte	I	LB	rd,rs1,imm	
Load Halfword	I	LH	rd,rs1,imm	
Load Byte Unsigned	I	LBU	rd,rs1,imm	
Load Half Unsigned	I	LHU rd,rs1,imm		
Load Word	I	LW rd,rs1,imm		
Stores				
Store Byte	S	SB rs1,rs2,imm		
Store Halfword	S	SH rs1,rs2,imm		
Store Word	S	SW rs1,rs2,imm		

```
Cpu代码:
libra
ry
ieee
    use ieee.std logic 1164.all;
    use ieee.numeric std.all;
    --use ieee.std logic arith.all;
    --use IEEE.std logic unsigned.ALL;
    --use ieee.std logic arith.all;
    entity my cpu is
    port(
    clk: in std logic;
    reset: in std logic;
    inst: in std logic vector(31 downto 0);
    inst addr: out std logic vector(31 downto 0);
    inst read: out std logic;
    data addr: buffer std logic vector(31 downto 0);
    data: inout std_logic_vector(31 downto 0);
    data read: out std logic;
    data write: out std logic;
    write avi: out std logic;
    is alu: out std logic;
    reg val: out std logic vector(31 downto 0);
    is jal: out std logic;
```

architecture cpu_simple_behav of my_cpu is

opcode val: out std logic vector(6 downto 0)

);

end entity;

```
-- utype instructions, using opcode
constant utype lui: std logic vector(6 downto 0) := B"0110111";
constant utype auipc: std logic vector(6 downto 0) := B"0010111";
-- jtype
constant jtype jal: std logic vector(6 downto 0) := B"11011111";
-- itype load instructions, using opcode, funct3
constant itype load: std logic vector(6 downto 0) := B"0000011";
constant itype jalr: std logic vector(6 downto 0) := B"1100111";
constant itype_lb: std_logic_vector(2 downto 0) := B"000";
constant itype Ih: std logic vector(2 downto 0) := B"001";
constant itype lw: std logic vector(2 downto 0) := B"010";
constant itype lbu: std logic vector(2 downto 0) := B"100";
constant itype lhu: std logic vector(2 downto 0) := B"101";
-- rtype alu operations, using opcode, funct3, funct7
constant rtype alu: std logic vector(6 downto 0) := B"0110011";
constant rtype addsub: std logic vector(2 downto 0) := B"000";
constant rtype add: std logic vector(6 downto 0) := B"0000000";
constant rtype sub: std logic vector(6 downto 0) := B"0100000";
constant rtype sll: std logic vector(2 downto 0) := B"001";
constant rtype_slt: std_logic_vector(2 downto 0) := B"010";
constant rtype sltu: std logic vector(2 downto 0) := B"011";
constant rtype xor: std logic vector(2 downto 0) := B"100";
constant rtype_srlsra: std logic vector(2 downto 0) := B"101";
constant rtype srl: std logic vector(6 downto 0) := B"0000000";
constant rtype_sra: std_logic_vector(6 downto 0) := B"01000000";
constant rtype or: std logic vector(2 downto 0) := B"110";
constant rtype and: std logic vector(2 downto 0) := B"111";
-- btype branches, using opcode, funct3
constant btype branch: std logic vector(6 downto 0) := B"1100011";
constant btype beg: std logic vector(2 downto 0) := B"000";
```

```
constant btype bne: std logic vector(2 downto 0) := B"001";
constant btype blt: std logic vector(2 downto 0) := B"100";
constant btype bge: std logic vector(2 downto 0) := B"101";
constant btype bltu: std logic vector(2 downto 0) := B"110";
constant btype bgeu: std logic vector(2 downto 0) := B"111";
-- Itype branches, using opcode, funct3
constant ltype branch: std logic vector(6 downto 0) := B"0000011";
constant ltype_lb: std_logic_vector(2 downto 0) := B"000";
constant ltype Ih: std logic vector(2 downto 0) := B"001";
constant ltype lw: std logic vector(2 downto 0) := B"010";
constant Itype Ibu: std logic vector(2 downto 0) := B"100";
constant Itype Ihu: std logic vector(2 downto 0) := B"101";
type regfile is array(natural range<>) of std logic vector(31 downto
0);
signal regs: regfile(31 downto 0);
type memoryfile is array(natural range<>) of std logic vector(31
downto 0);
signal mems: memoryfile(3 downto 0);
signal rd write: std logic;
signal rd data: std logic vector(31 downto 0);
signal opcode: std logic vector(6 downto 0);
signal rd: std logic vector(4 downto 0);
signal rs1: std_logic vector(4 downto 0);
signal rs2: std logic vector(4 downto 0);
signal rs1 data: std logic vector(31 downto 0);
signal rs2 data: std logic vector(31 downto 0);
signal funct3: std logic vector(2 downto 0);
signal funct7: std logic vector(6 downto 0);
```

```
signal jal imm20 1: std logic vector(20 downto 1);
signal jal offset: std logic vector(31 downto 0);
signal utype imm31 12: std logic vector(31 downto 12);
signal utype full imm31 0:std logic vector(31 downto 0);
signal itype imm11 0: std logic vector(11 downto 0);
signal itype all imm: std logic vector(32 downto 0);
signal btype imm12 1: std logic vector(12 downto 1);
signal Itype imm11 0: std logic vector(11 downto 0);
signal rtype alu result: std logic vector(31 downto 0);
signal pc: std logic vector(31 downto 0);
signal ir: std logic vector(31 downto 0);
signal next pc: std logic vector(31 downto 0);
signal load addr: std logic vector(31 downto 0);
signal load data: std logic vector(31 downto 0);
signal store addr: std logic vector(31 downto 0);
signal branch target: std logic vector(31 downto 0);
signal branch taken: std logic;
function bool2logic32(b: boolean) return std logic vector is
begin
if b then
```

```
return X"00000001";
else
return X"00000000";
end if;
end;
function signext8to32(b: std logic vector(7 downto 0)) return
std logic vector is
variable t: std logic vector(31 downto 0);
begin
t(7 \text{ downto } 0) := b;
t(31 \text{ downto } 8) := (\text{others} = > b(7));
return t;
end;
function signext16to32(h: std logic vector(15 downto 0)) return
std logic vector is
variable t: std logic vector(31 downto 0);
begin
t(15 \text{ downto } 0) := h;
t(31 \text{ downto } 16) := (others => h(15));
return t;
end;
begin
-- 组合逻辑部分
-- instruction fetch
inst addr <= pc; -- 取指地址
inst read <= '1' when reset = '0' else '0'; -- 当 reset 无效时发出指令读取
信号;
ir <= inst; -- 当前指令
-- 数据访问
-- store addr <= ...
data addr <= load addr when opcode=itype load else
store addr;
```

```
data read <= '1' when opcode=itype load else '0'; -- 当 reset 无效时发
出指令读取信号:
-- data write <= ...
load data <= data when funct3=itype lw else
signext8to32(data(7 downto 0)) when funct3=itype lb else
signext16to32(data(15 downto 0)) when funct3=itype Ih else
X"000000" & data(7 downto 0) when funct3=itype Ibu else
X"0000" & data(15 downto 0) when funct3=itype lhu else
X"00000000":
-- data <= ...
-- **************************BY QLM decode directly from the instruction
opcode <= ir(6 downto 0);
rd <= ir(11 downto 7);
rs1 <= ir(19 downto 15);
rs2 <= ir(24 downto 20);
funct3 <= ir(14 downto 12);
funct7 <= ir(31 downto 25);
-- *************************BY QLM decode directly from the instruction
--BY QLM:the value in register 1 and 2
rs1 data <= regs( to integer( unsigned(rs1)) );
rs2 data <= regs( to integer( unsigned(rs2)) );
jal imm20 1 <= ir(31) & ir(19 downto 12) & ir(20) & ir(30 downto 21);
jal offset(20 downto 0) \leq jal imm20 1 & '0';
jal offset(31 downto 21) <= (others=>jal imm20 1(20)); --signed
extend
--************BY QLM: the exact immediate values of specific
types DIRECTLY decent from the instructions***********
utype imm31 12 <= ir(31 downto 12);
itype imm11 0 \le ir(31 \text{ downto } 20);
itype all imm(31 downto 12) <= (others=>itype imm11 0(11));
load addr <=
```

```
std logic vector(to signed((to integer(signed(rs1 data)) +
to integer(signed(itype imm11 0))),32)); --jalr
btype imm12 1 <= ir(31) & ir(7) & ir(30 downto 25) & ir(11 downto
8);
Itype imm11 0 < = ir(31 \text{ downto } 20);
--*********BY QLM: the exact immediate values of specific
types DIRECTLY decent from the instructions************
-- .....
-- R-type ALU operations
rtype alu result <=
std logic vector( to unsigned( ( to integer( unsigned(rs1 data)) +
to integer(unsigned(rs2 data))), 32))
when funct3 = rtype addsub and funct7 = rtype add else
std logic vector( to unsigned( ( to integer( unsigned(rs1 data)) -
to integer(unsigned(rs2 data))), 32))
when funct3 = rtype addsub and funct7 = rtype sub else
std logic vector(shift left(unsigned(rs1 data),
to integer(unsigned(rs2 data))))
when funct3 = rtype sll else
X"0000001"
when(signed(rs1 data) < signed(rs2 data)) and funct3 = rtype slt else
X"0000001"
when(unsigned(rs1 data) < unsigned(rs2 data)) and funct3 =</pre>
rtype sltu else
rs1 data xor rs2 data
when funct3 = rtype xor else
std logic vector(shift right(unsigned(rs1 data),
to integer(unsigned(rs2 data))))
when funct3 = rtype srlsra and funct7 = rtype srl else
```

```
std logic vector(shift right(signed(rs1 data),
to integer(signed(rs2 data))))
when funct3 = rtype srlsra and funct7 = rtype sra else
rs1 data or rs2 data
when funct3 = rtype or else
rs1 data and rs2 data
when funct3 = rtype and else
X"00000000"; -- default ALU result
--BY QLM: using opcode to decide which value shall be put into
rd data
utype full imm31 0 <= utype imm31 12 & X"000"
when opcode = utype lui or opcode = utype auipc;
rd data <= rtype alu result
when opcode = rtype alu else
std_logic_vector( to_unsigned( (to integer(unsigned(pc))+4) , 32 ) )
when opcode = jtype jal or opcode = itype jalr else
utype full imm31 0
when opcode = utype lui else
std logic vector(to unsigned((to integer(unsigned(utype full imm3
1 0)) + to integer( unsigned(pc)) ) , 32 ) )
when opcode = utype auipc else
mems(to integer(unsigned(data addr)))
when opcode=itype load else
X"00000000"; -- default rd data
rd write <= '1' when opcode = rtype alu --Qlm: write opration signal
or opcode=utype lui
or opcode=utype auipc
or opcode=jtype jal
```

```
or opcode=itype load;
write avi <= rd write; --Qlm: debug, watch if rd write is avilable
-- 分支指令
branch target(12 downto 0) <= btype imm12 1 & '0';
branch target(31 downto 14) <= (others => btype imm12 1(12));
branch taken <= '1' when (rs1 = rs2 and funct3 = btype beg)
or (rs1 /= rs2 and funct3 = btype bne)
or (signed(rs1) < signed(rs2) and funct3 = btype blt)
or (unsigned(rs1) < unsigned(rs2) and funct3 = btype bltu)
or (signed(rs1) > signed(rs2) and funct3 = btype bge)
or (unsigned(rs1) > unsigned(rs2) and funct3 = btype bgeu)
else '0':
--load
-- 下一条指令地址
next pc <=
std logic vector( to unsigned( (to integer(unsigned(pc))+to integer(
unsigned(jal offset))) , 32 ))
when opcode = jtype jal else -- JAL inst add imm and pc
load addr
when opcode = itype jalr else -- JALR inst
std logic vector( to unsigned( (to integer(unsigned(pc))+to integer(
unsigned(branch target))) , 32 ))
when opcode = btype branch and branch taken ='1' else
std logic vector(to unsigned(to integer(unsigned(pc)) + 4,32)); -- 需
补充其它情况
is jal <= '1' when opcode = jtype jal else --Qlm: debug watch if jal
```

```
instrution avilable
'0';
-- ..... (其它组合逻辑)
-- 时序逻辑部分
-- pc
pc update: process(clk)
begin
if(rising edge(clk)) then
if(reset='1') then
pc <= X"00000000"; -- 当 reset 信号有效时, pc 被重置为 0
else
pc <= next_pc;</pre>
end if;
end if;
end process pc update;
-- regs
reg update: process(clk)
variable i: integer;
variable k: integer;
begin
i := to integer(unsigned(rd));
if(rising edge(clk)) then
if(reset='1') then
-- reset all regs to 0 except reg[0]
for k in 1 to 31 loop
regs(k) \le X"00000000"; -- reset to 0
end loop;
-- regs(0) <= X"00000001";
-- regs(1) <= X"00000003";
-- regs(2) <= X"00000100";
-- mems(0) <= X"00000006";
```

```
-- mems(1) <= X"00000007";
-- mems(2) <= X"00000008";
--BY QLM:when the write signal is available, put the result for example,the result of add inst into the register(i)
elsif(rd_write='1' and i /= 0) then
regs(i) <= rd_data;
reg_val <= regs(i);

if(funct3 = rtype_addsub and funct7 = rtype_add) then
is_alu <= '1';
end if;

opcode_val <= opcode;
end if;
end process reg_update;
end;</pre>
```

测试与运行:

无条件跳转指令 JAL: 该指令需要将下一条指令的地址 pc+4 存储到目的 寄存器 rd 中,指令中提供一个立即数,该立即数作为偏移量加到当前的 pc 地址上作为下一个 pc 的值。

jal_imm20_1 <= ir(31) & ir(19 downto 12) & ir(20) & ir(30 downto 21); 这里需要说明的是指令并不参与组成该立即数的最低位,因为需要保证跳转之后的地址是 2 的整数倍。指令的 19 到 12 为为 10 downto 1。 寄存器保留下一个地址的 PC 值: rd data <=


std logic vector(to unsigned((to integer(unsigned(pc))+4)

, 32)) when opcode = jtype_jal or opcode = itype_jalr else 该值保存了跳转命令结束后应该返回的地址。而需要跳转的 pc 值直接存储到 pc 寄存 器中:
next_pc<=std_logic_vector(to_unsigned((to_integer(unsigned (pc))+
to_integer(unsigned(jal_offset))), 32)) when opcode = jtype_jal 。

与之相似的还有 LOAD 指令, JALR 指令 同样是通过偏移量找到地址, 而该地址对应的却是 RAM, 而我们的目的则是将 RAM 的特定地址的值加载到目的寄存器 rd 中。 具体的设计如下: Offset 的值获取: itype_imm11_0 <= ir(31 downto 20); 再将其加到源寄存器 rs1 上: load_addr <= std_logic_vector(to_signed((to_integer(signed(rs1)) + to integer(signed(itype imm11 0)))

这里考虑到接下来的 s 类型指令也有类似的操作, 因此将这个需要装载的地址保存到 一个统一的寄存器中: data_addr <= load_addr when opcode=itype_load else store_addr; 从 RAM 中取得该值并赋值给目的寄存器 rd: rd_data <= mems(to_integer(unsigned(data_addr))) when opcode=itype_load LOAD 指令又能够细分为 LW,LH,LHU,LBL,LBU 五条指令。


仿真结果:



跳转指令是当满足条件时将当前 pc 加上偏移量作为下一个 pc。需要满足的条件通过比较两个寄存器的值来决定,BEQ 和 BNE 分别是判断两个源 寄存器 rs1 和 rs2 是/否相等,BLT 和 BLTU 分别使用有符号数和无符号数判断 rs1 小于 rs2; BGE 和 BGEU 则是判断 rs1 大于 rs2。

btype_imm12_1 <= ir(31) & ir(7) & ir(30 downto 25) & ir(11 downto 8);
由于偏移量时 2 的倍数,这里最低位一定是 0:
branch_target(13 downto 0) <= btype_imm12_1 & '0';
branch_target(31downto 14) <= (others => btype_imm12_1(12)); 跳转条件:
 branch_taken <= '1' when(rs1 = rs2 and funct3 = btype_beq) or (rs1 /= rs2 and funct3 = btype_beq) or (signed(rs1) < signed(rs2) and funct3 = btype_blt) or (unsigned(rs1) < unsigned(rs2) and funct3 = btype_bltu) or (signed(rs1) > signed(rs2) and funct3 = btype_bge) or (unsigned(rs1) > unsigned(rs2) and funct3 = btype_bgeu) else '0';
 pc 的值: next_pc <= when opcode = btype_branch and branch taken ='1';

仿真结果:



实验与总结:

这次实验,更加了解RISC-V指令的使用和框架的理解,代码是网上开源的,但进行了一定的修改,主要是对代码的理解。