# CPU 实验报告

班级:智能 1602

学号: 201608010722

姓名: 孙传骐

## 实验目标

实现一个单周期 CPU 。

## 实验要求

• 采用 VHDL 编写程序

#### CPU 执行指令

CPU 执行指令的流程为:

取指-》译码-》执行

#### 设计框架

1. 参数定义 0

```
lentity cpu is
    port(
        clk: in std_logic;
        reset: in std_logic;
        inst_addr: out std_logic_vector(31 downto 0);
        inst: in std_logic_vector(31 downto 0);
        data_addr: out std_logic_vector(31 downto 0);
        data_in: in std_logic_vector(31 downto 0);
        data_out: out std_logic_vector(31 downto 0);
        data_read: out std_logic;
        data_write: out std_logic;
        data_write: out std_logic
    );
end entity cpu;
```

2. 声明需要使用的变量;

```
architecture behav of cpu is
         signal ir: std_logic_vector(31 downto 0);
         signal pc: std logic vector(31 downto 0);
         signal next pc: std logic vector(31 downto 0);
         -- Fields in instruction
         signal opcode: std_logic_vector(6 downto 0);
         signal rd: std_logic_vector(4 downto 0);
         signal funct3: std_logic_vector(2 downto 0);
         signal rsl: std_logic_vector(4 downto 0);
         signal rs2: std logic vector(4 downto 0);
         signal funct7: std logic vector(6 downto 0);
         signal Imml1 0I : std logic vector(31 downto 0);
         signal Imm20_1J : std_logic_vector(31 downto 0);
         signal Imm12_1B : std_logic_vector(31 downto 0);
         signal Imml1_0S : std_logic_vector(31 downto 0);
         signal srcl: std_logic_vector(31 downto 0);
         signal src2: std logic vector(31 downto 0);
         signal subresult: std logic vector(31 downto 0);
```

3. 取地址,拼凑立即数;

- 4. 执行对应的操作。
- 5. 写回:

# 测试


# 测试平台

模块	配置
CPU	Core i7-6700
操作系统	Windows10
运行环境	C++

# 测试指令

测试跳转指令,跳到 pc+100 位置。

## 测试结果



成功实现跳转

## 结果分析

模拟的给果可认为CPU实现。