
CPU设计汇报



汇报人: 智能1601 201608010312 张宁





设计要求




设计思想



代码实现













相对简单CPU的规格说明


1. 64K字节的存储器,每个存储单元8位宽。

地址引脚A[15..0]

数据引脚D[7..0]

- 2. CPU的三个内部寄存器
- ◆ 8位累加器AC:接受任何算术或者逻辑运算的结果, 并为使用两个操作数的算术或者逻辑操作指令提供一个操 作数。
- ◆ 寄存器R: 一个8位通用寄存器。它为所有的双操作数算术和逻辑运算指令提供第二个操作数。它也可以用来暂时存放累加器马上要用到的数据。(减少存储器访问次数提高CPU的性能)
- ◆ 零标志位Z: 每次执行算术运算或者逻辑运算的时候, 它都将被置位。





寄存器

- ◆ 16位的地址寄存器AR: 通过引脚 A[15..0]向存储器提供地址。
- ◆ 16位的程序计数器PC: 存放的是将要执行的下一条指令的地址,或者指令需要的下一个操作数的地址。
- ◆ 8位的数据寄存器DR: 通过D[7..0]从存储器中接收指令和数据并且向存储器传送数据。
- ◆ 8位的指令寄存器IR: 存放的是从存储器中取出来的操作码。
- ◆ 8位的临时寄存器TR: 在指令执行过程中, 临时存储数据。(程序员不能访问)



指令集结构

指令	指令码	操作
NOP	0000 0000	无
LDAC	0000 0001 Γ	AC←M[Γ]
STAC	0000 0010 Γ	M[Γ]←AC
MVAC	0000 0011	R←AC
MOVR	0000 0100	AC←R
JUMP	0000 0101 Γ	GOTO Г
JMPZ	0000 0110 Γ	IF (Z=1) THEN GOTO Γ
JPNZ	0000 0111 Γ	IF (Z=0) THEN GOTO Γ



指令集结构

ADD	0000 1000	$AC \leftarrow AC + R$, IF $(AC + R = 0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$
SUB	0000 1001	$AC \leftarrow AC - R$, IF $(AC - R = 0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$
INAC	0000 1010	$AC \leftarrow AC + 1$, IF $(AC + 1 = 0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$
CLAC	0000 1011	AC←0a, Z←1
AND	0000 1100	AC \leftarrow AC \land R, IF (AC \land R=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0
OR	0000 1101	AC \leftarrow AC \lor R, IF (AC \lor R=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0
XOR	0000 1110	$AC \leftarrow AC \oplus R$, IF $(AC \oplus R = 0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$
NOT	0000 1111	$AC \leftarrow AC'$, IF $(AC'=0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$



指令执行具体过程

执行指令

LDAC指令

- ▶ LDAC是一条多字指令。
- ▶ 它包含三个字:
- ▶ 操作码 地址的低半部分 地址的 高半部分
- ▶ 功能:从存储器中获得地址,然后 从存储器中获得数据,并把数据装 载到累加器中。

F1:AR<-PC

F2:DR<-M, PC<-PC+1

F3: IR<-DR, AR<-PC


L1:DR \leftarrow M, PC \leftarrow PC+1, AR \leftarrow AR+1

L2:TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC+1

L3:AR←DR, TR

L4:DR←M

L5:AC←DR



JUMP指令

JUMP1: DR \leftarrow M, AR \leftarrow AR+1

JUMP2: TR←DR, DR←M

JUMP3: PC←DR, TR

JMPZ指令的状态:

JMPZY1: DR \leftarrow M, AR \leftarrow AR+1

JMPZY2: TR←DR, DR←M

JMPZY3: PC←DR, TR

JMPZN1: $PC \leftarrow PC + 1$

JMPZN2: $PC \leftarrow PC + 1$


其余的指令都是在一个状态内完成的。



- 1、明确CPU的功能、目的和基本规格
- 2、设计指令集结构
- 3、取指令、译码(画出状态图)
- 4、执行指令(明确指令的状态)
- 5、创建数据通路
- 6、设计ALU等
- 7、设计控制单元
- 8、产生CPU的状态











环境: Quartus II 9.0

仿真: Quartus 下进行波形仿真

- ▶ 根据状态图对指令执行状态译码
 - ▶ 其中LDAC、STAC需要5个状态完成,JUMP需要3个状态完成,其余均一个状态完成。


```
constant ldac1:    std_logic_vector(5 downto 0) := "001110";
constant ldac2:    std_logic_vector(5 downto 0) := "001111";
constant ldac3:    std_logic_vector(5 downto 0) := "010000";
constant ldac4:    std_logic_vector(5 downto 0) := "0100001";
constant ldac5:    std_logic_vector(5 downto 0) := "01001001";
```

- ▶ 时钟上升沿时,根据指令更新寄存器的值
- ▶ 产生下一状态的进程(根据当前指令产生下一状态)
- ▶ 对每个状态译码(信号如何变化)




在mem. vhd文件中,验证1+2+···+n。(没有过多改动)

在comp工程中,把cpu.vhd、rsisa.vhd、mem.vhd三个文件添加进来,通过画图的方式连接。













cpu.vhd:

```
signal pc: std logic vector(15 downto 0);
                                              constant fetchl:
                                                                   std logic vector(5 downto 0) := "0000000";
signal ac: std logic vector(7 downto 0);
                                              constant fetch2:
                                                                   std logic vector(5 downto 0) := "000001";
signal r: std logic vector(7 downto 0);
                                                                   std logic vector(5 downto 0) := "000010";
                                              constant fetch3:
signal ar: std logic vector(15 downto 0);
signal ir: std logic vector(7 downto 0);
signal dr: std logic vector(7 downto 0);
                                             constant clac1:
                                                                  std logic vector(5 downto 0) := "000100";
signal tr: std logic vector(7 downto 0);
                                             constant incacl:
                                                                   std logic vector(5 downto 0) := "000101";
signal z: std logic;
                                             constant addl:
                                                                   std logic vector(5 downto 0) := "000110";
                                                                   std logic vector(5 downto 0) := "000111";
                                             constant subl:
signal arinc: std logic;
                                                                   std logic vector(5 downto 0) := "001000";
                                             constant andl:
signal writel: std logic;
                                             constant orl:
                                                                   std logic vector(5 downto 0) := "001001";
signal pcbus: std logic;
                                                                   std logic vector(5 downto 0) := "001010";
signal membus: std logic;
                                             constant xorl:
signal rbus: std logic;
                                                                   std logic vector(5 downto 0) := "001011";
                                             constant not1:
signal acbus: std logic;
                                             constant mvacl:
                                                                   std logic vector(5 downto 0) := "001100";
signal trbus: std logic;
                                                                   std logic vector(5 downto 0) := "001101";
                                             constant movrl:
signal drbus: std logic;
                                             constant ldacl:
                                                                   std logic vector(5 downto 0) := "001110";
signal pcload: std logic;
                                             constant ldac2:
                                                                   std logic vector(5 downto 0) := "001111";
signal arload: std logic;
                                                                   std logic vector(5 downto 0) := "0100000";
                                             constant ldac3:
signal drload: std logic;
                                             constant ldac4:
                                                                   std logic vector(5 downto 0) := "010001";
signal irload: std logic;
                                                                   std logic vector(5 downto 0) := "010010";
                                             constant ldac5:
signal acload: std logic;
                                                                   std logic vector(5 downto 0) := "010011";
                                             constant stacl:
signal rload: std logic;
                                                                   std logic vector(5 downto 0) := "010100";
                                             constant stac2:
signal trload: std logic;
signal nextpc: std_logic_vector(15 downto 0); constant stac3:
                                                                   std logic vector(5 downto 0) := "010101";
                                                                   std logic vector(5 downto 0) := "010110";
signal state: std logic vector(5 downto 0);
                                             constant stac4:
signal nextstate: std logic vector(5 downto 0) constant stac5:
                                                                   std logic vector(5 downto 0) := "010111";
```

cpu.vhd:

elsif(dr=RSSTAC)

elsif(dr=RSJUMP)

then

then

```
-- update pc, state and other registers
                                                    -- generate control signals for each state
update regs: process(clk)
                                                    gen controls: process(state)
if(arload='l') then
                      ar<=bus16;
                                                    begin
end if:
                                                        if(state=fetch1)
                                                                               then
if(drload='l') then
                      dr<=busl6(7 downto 0);
                                                        arload<='1':
end if;
                                                        pcbus<='1':
if(irload='l') then
                      ir<=dr:
                                                        pcinc<='0':
end if:
for nextstate: process(state, ir, z)
                                                        drload<='0':
begin
                                                        membus<='0':
                                                        irload<='0';
    if(state=fetch1)
                               nextstate<=fetch2:
                       then
                                                        acreset<='0':
    elsif(state=fetch2) then
                               nextstate<=fetch3;
    elsif(state=fetch3) then
                                                        acinc<='0':
        if (dr=RSCLAC)
                           then
                                   nextstate<=clac1
                                                        rbus<='0':
        elsif(dr=RSINAC)
                           then
                                  nextstate<=incac
                                                        s<="00000":acload<='0':
        elsif(dr=RSADD)
                           then
                                  nextstate<=addl:
                                                        rload<='0';acbus<='0';
        elsif(dr=RSSUB)
                           then
                                   nextstate<=subl:
                                                        arinc<='0';trbus<='0';
                           then
        elsif(dr=RSAND)
                                   nextstate<=andl:
        elsif(dr=RSOR)
                           then
                                   nextstate<=orl:
                                                        drbus<='0':trload<='0':
        elsif(dr=RSXOR)
                           then
                                   nextstate<=xorl:
                                                        read<='0':writel<='0':
        elsif(dr=RSNOT)
                           then
                                   nextstate<=notl:
                                                        write<='0';pcload<='0';
        elsif(dr=RSMVAC)
                           then
                                   nextstate<=mvacl
        elsif(dr=RSMOVR)
                           then
                                   nextstate<=movrl;
        elsif(dr=RSLDAC)
                           then
                                   nextstate<=ldacl:
```

nextstate<=stacl:

nextstate<=jumpl;


mem.vhd

```
2 => std logic vector(to unsigned(total addr, 8)),
                                                    3 => X"00".
                                                    4 => RSSTAC, --i=0
architecture mem behav of mem is
                                                    5 => std logic vector(to unsigned(i addr, 8)),
    signal addr: std logic vector(15 downto 0);
                                                   6 => X"00",
                                                    7 => RSLDAC, -- loop
    type memtype is array(natural range<>) of st( 8 => std_logic_vector(to_unsigned(i_addr, 8)),
    constant total addr : integer := 29;
                                                    9 => X"00",
    constant i addr : integer := 30;
                                                  10 => RSINAC,
    constant n addr : integer := 31;
                                                    11 => RSSTAC.
    constant loop addr : integer := 7;
                                                    12 => std logic vector(to unsigned(i addr, 8)),
                                                    13 => X"00".
                                                    14 => RSMVAC.
                                                    15 => RSLDAC.
                                                    16 => std logic vector(to unsigned(total addr, 8)),
                                                    17 => X"00".
                                                    18 \Rightarrow RSADD, --ac=ac+r
                                                    19 => RSSTAC.
                                                    20 => std_logic_vector(to_unsigned(total_addr, 8)),
                                                    21 => X"00".
                                                    22 => RSLDAC.
                                                    23 => std logic vector(to unsigned(n addr, 8)),
                                                    24 => X"00",
                                                    25 => RSSUB.
                                                    26 => RSJPNZ.
                                                    27 => std_logic_vector(to_unsigned(loop addr, 8)),
                                                    28 => X"00",
                                                    29 => X"00". -- total
                                                    30 => X"00", -- i
```

31 => "00000101", -- n



仿真结果





仿真结果


SUB

JPNZ Loop

AC=4,

Z=0

JUMP



AC=3,

Z=0

JUMP

AC=2,

Z=0

JUMP

AC=1,

Z=0

JUMP

AC=0,

NO JUMP

Z=0

THANKS!

