



2018

CPU设计报告



201608010629

冶占清

智能1602

目录

▶ 01

实验要求及设计


▶ 02

仿真结果

01实验要求及设计

设计规范:

1. 64字节的存储空间，每个字节是8位。
2. 一个程序员可以访问的寄存器AC（8位累加器）
3. 指令集（4条指令）



数据通路

01实验要求及设计

rsisa指令集:

指令集
例如:

```
package rsisa is

    -- RS prefix is used to avoid tautonym such like AND, OR, XOR, NOT
    constant RSNOP: std_logic_vector(7 downto 0) := "00000000";
    constant RSLDAC: std_logic_vector(7 downto 0) := "00000001";
    constant RSSTAC: std_logic_vector(7 downto 0) := "00000010";
    constant RSMVAC: std_logic_vector(7 downto 0) := "00000011";
    constant RSMOVR: std_logic_vector(7 downto 0) := "00000100";
    constant RSJUMP: std_logic_vector(7 downto 0) := "00000101";
    constant RSJMPZ: std_logic_vector(7 downto 0) := "00000110";
    constant RSJPNZ: std_logic_vector(7 downto 0) := "00000111";


    constant RSADD: std_logic_vector(7 downto 0) := "00001000";
    constant RSSUB: std_logic_vector(7 downto 0) := "00001001";
    constant RSINAC: std_logic_vector(7 downto 0) := "00001010";
    constant RSCLAC: std_logic_vector(7 downto 0) := "00001011";
    constant RSAND: std_logic_vector(7 downto 0) := "00001100";
    constant RSOR: std_logic_vector(7 downto 0) := "00001101";
    constant RSXOR: std_logic_vector(7 downto 0) := "00001110";
    constant RSNOT: std_logic_vector(7 downto 0) := "00001111";

end package;
```


NOP	0000 0000
ADD	0000 1000
AND	0000 1100

01实验要求及设计


cpu:



mem:



01实验要求及设计



01实验要求及设计

取址，译码：

FETCH1: $AR \leftarrow PC$

FETCH2: $DR \leftarrow M, PC \leftarrow PC + 1$

FETCH3: $IR \leftarrow DR$

FETCH4: $AR \leftarrow PC$

执行：


NOP指令

LDAC指令：操作码 地址的低半部分 地址的高半部分

功能：从存储器中获得地址，然后从存储器中获得数据，并把数据装载到累加器中。

.....

01实验要求及设计



01实验要求及设计

IR寄存器:

ADD指令: (IR=00)

ADD1: DR←M

ADD2: AC←AC + DR

AND指令: (IR=01)

AND1: DR←M

AND2: AC←AC ∧ DR

JMP指令: (IR=10)


JMP1: PC←DR[5..0]

另外一种选择 ; **PC←AR**


INC指令: (IR=11)

INC1: AC←AC+1

02仿真结果



02仿真结果



谢谢观看

Thank you for reading my report Thank you for
reading my reportThank you for reading my
report