

# 相对简单的CPU设计

智能1602 201608010703 孙元伟



1. 实验内容


4. 结果展示


2. 设计思路

3. 代码解析

# 实验内容

实验的数据通路如右图所示 实现各种指令,例如LDAC, STAC, MVAC等






取址阶段:

FETCH1: AR←PC

FETCH2: DR $\leftarrow$ M, PC $\leftarrow$ PC + 1

FETCH3:  $IR \leftarrow DR[7..6]$ ,  $AR \leftarrow DR[5..0]$ 

IR指令寄存器, DR数据寄存器



#### 译码阶段:

CPU把一条指令从存储器中取出来之后,判断所取的是哪种指令,从而可以调用正确的执行周期。

执行阶段:

以LDAC为例:

第一个状态:

LDAC1: DR $\leftarrow$ M, PC $\leftarrow$ PC + 1, AR $\leftarrow$ AR + 1

第二个状态:

LDAC2:  $TR \leftarrow DR$ ,  $DR \leftarrow M$ ,  $PC \leftarrow PC + 1$ 

LDAC3: AR←DR, TR

LDAC4: DR←M

LDAC5: AC←DR

我们分为了3个vhd文件实现:

指令集: rsisa.vhd (声明每条指令对应的变量名)

内存: mem.vhd (初始化内存单元,设置读写信号)

cpu: cpu.vhd (设置CPU组成,各个状态下的动作等)

```
library ieee;
      use ieee.std logic 1164.all;
      use ieee.numeric std.all;
    mpackage rsisa is
          -- RS prefix is used to avoid tautonym such like AND, OR, XOR, NOT
8
 9
          constant RSNOP: std logic vector (7 downto 0) := "000000000";
          constant RSLDAC: std logic vector(7 downto 0) := "000000001";
10
          constant RSSTAC: std logic vector(7 downto 0) := "000000010";
11
          constant RSMVAC: std logic vector(7 downto 0) := "00000011";
12
13
          constant RSMOVR: std logic vector(7 downto 0) := "00000100";
          constant RSJUMP: std logic vector(7 downto 0) := "00000101";
14
15
          constant RSJMPZ: std logic vector(7 downto 0) := "00000110";
16
          constant RSJPNZ: std logic vector(7 downto 0) := "00000111";
17
18
          constant RSADD: std logic vector (7 downto 0) := "00001000";
19
          constant RSSUB: std logic vector (7 downto 0) := "00001001";
20
          constant RSINAC: std logic vector(7 downto 0) := "00001010";
          constant RSCLAC: std logic vector(7 downto 0) := "00001011";
21
          constant RSAND: std logic vector (7 downto 0) := "00001100";
22
23
          constant RSOR: std logic vector (7 downto 0) := "00001101";
24
          constant RSXOR: std logic vector (7 downto 0) := "00001110";
          constant RSNOT: std logic vector (7 downto 0) := "00001111";
25
26
27
      end package;
```

rsisa.vhd是指定每个 指令的对应的变量名, 这样就可以用通俗易 懂的变量名代替 "XXXXXXXXX"了。

```
signal memdata: memtype(4095 downto 0) := (
          0 => RSCLAC.
          1 => RSSTAC,
          2 => std logic vector(to unsigned(total addr, 8)),
          3 => X"00",
31
          4 => RSSTAC.
          5 => std logic vector(to unsigned(i addr, 8)),
          6 => X"00",
34
          7 => RSLDAC, -- loop
          8 => std logic vector(to unsigned(i addr, 8)),
          9 => X"00",
37
          10 => RSINAC.
38
          11 => RSSTAC.
          12 => std logic vector(to unsigned(i addr, 8)),
40
          13 => X"00".
          14 => RSMVAC,
43
          15 => RSLDAC.
          16 => std logic vector(to unsigned(total addr, 8)),
          17 => X"00".
          18 => RSADD,
46
          19 => RSSTAC.
          20 => std logic vector(to unsigned(total addr, 8)),
49
          21 => X"00".
          22 => RSLDAC.
50
          23 => std logic vector(to unsigned(n addr, 8)),
51
          24 => X"00",
          25 => RSSUB.
          26 => RSJPNZ.
54
          27 => std logic vector(to unsigned(loop addr, 8)),
          28 => X"00",
          29 => X"00". -- total
57
          30 => X"00", -- i
          31 => X"04", -- n
          others => RSNOP
```


memory的关键就是指定内 存位置存储的指令。

在cpu.vhd中主要就是构造结构。例如clk信号, pc, ac寄存器等。address and data bus等bus的赋值, 例如main\_bus的赋值操作:


#### 各个状态下应该执行的操作:

```
case state is
   when fetchl =>
                       -- ar<-pc
       arload <= '1'; arinc <= '0'; pcload <= '0'; pcinc <= '0'; drload <= '0';
                                                                                    alu select <= "000";
       trload <= '0';
                     irload <= '0';
                                      rload <= '0';
                                                      acload <= '0'; zload <= '0';
                      drhbus <= '0';
                                                                     rbus <= '0';
       pcbus <= '1';
                                      drlbus <= '0'; trbus <= '0';
                                                                                    membus <= '0';
       acbus <= '0';
                      acinc <= '0';
                                      accl <= '0';
                                                      en read <= '1'; en write <= '0';
                                                                                        write tmp <= '0';
   when fetch2 =>
                       -- ir<-M pc++
       arload <= '0'; arinc <= '0';
                                                                                     alu select <= "000";
                                      pcload <= '0'; pcinc <= 'l'; drload <= '0';
       trload <= '0';
                      irload <= '1';
                                      rload <= '0';
                                                      acload <= '0'; zload <= '0';
       pcbus <= '0':
                      drhbus <= '0';
                                      drlbus <= '0'; trbus <= '0';
                                                                     rbus <= '0';
                                                                                    membus <= 'l';
                      acinc <= '0';
       acbus <= '0';
                                      accl <= '0';
                                                      en read <= '1'; en write <= '0';
                                                                                        write tmp <= '0';
   when fetch3 =>
                       -- ar<-pc
       arload <= '1'; arinc <= '0'; pcload <= '0'; pcinc <= '0'; drload <= '0'; alu select <= "000";
                                      rload <= '0';
       trload <= '0'; irload <= '0';
                                                      acload <= '0'; zload <= '0';
       pcbus <= '1';
                                                                     rbus <= '0';
                      drhbus <= '0';
                                      drlbus <= '0'; trbus <= '0';
                                                                                     membus <= '0';
       acbus <= '0';
                      acinc <= '0';
                                      accl <= '0';
                                                      en read <= 'l'; en write <= '0';
                                                                                        write tmp <= '0';
   when nop1 =>
                       -- do nothing
       arload <= '0'; arinc <= '0';
                                      pcload <= '0'; pcinc <= '0';
                                                                     drload <= '0';
       trload <= '0';
                     irload <= '0';
                                      rload <= '0';
                                                      acload <= '0'; zload <= '0';
       pcbus <= '0';
                      drhbus <= '0';
                                      drlbus <= '0'; trbus <= '0';
                                                                     rbus <= '0';
                                                                                    membus <= '0';
       acbus <= '0';
                      acinc <= '0';
                                      accl <= '0';
                                                      en read <= '1'; en write <= '0';
                                                                                        write tmp <= '0';
   when ldacl =>
                       -- dr<-M pc++
                                          ar++
       arload <= '0';
                     arinc <= 'l'; pcload <= '0'; pcinc <= 'l'; drload <= 'l';
                                                                                    alu select <= "000";
       trload <= '0'; irload <= '0'; rload <= '0';
                                                      acload <= '0'; zload <= '0';
                       drhbus <= '0';
                                      drlbus <= '0'; trbus <= '0';
                                                                     rbus <= '0';
       pcbus <= '0';
                                                                                    membus <= '1';
       acbus <= '0';
                       acinc <= '0';
                                                      en read <= '1'; en write <= '0';
                                      accl <= '0';
                                                                                        write tmp <= '0';
```

# 仿真结果



# 仿真结果



# 仿真结果

