

# CPU设计汇报

湛林莉 智能1601 201608010324

相对简单CPU的设计需求:

- ❶、地址总线16位, 数据总线8位
- ❷、有一个8位累加寄存器AC, 一个8位通用寄存器R, 一个1位的零标志
- ❸、有一个16位AR寄存器, 一个16位程序计数器PC, 一个8位数据寄存器DR, 一个8位指令寄存器IR, 一个8位临时寄存器TR
- ❹、有16条指令, 每条指令1个或3个字节, 其中操作码8位。3字节的指令有16位的地址

相对简单CPU的设计思路:

- ❶ 指令执行过程分为取指、译码、执行三个阶段
  - 2. 取指包括三个状态, FETCH1, FETCH2, FETCH3
  - 3. 译码体现为从FETCH3状态到各指令执行状态序列的第一个状态
  - 4. 执行根据指令的具体操作分为若干状态
  - 5. 执行的最后一个状态转移到FETCH1状态
  - 6. 控制器根据每个状态需要完成的操作产生相应的控制信号

指令	指令码	操作
<b>NOP</b>	<b>0000 0000</b>	无
<b>LDAC</b>	<b>0000 0001 <math>\Gamma</math></b>	<b><math>AC \leftarrow M[\Gamma]</math></b>
<b>STAC</b>	<b>0000 0010 <math>\Gamma</math></b>	<b><math>M[\Gamma] \leftarrow AC</math></b>
<b>MVAC</b>	<b>0000 0011</b>	<b><math>R \leftarrow AC</math></b>
<b>MOVR</b>	<b>0000 0100</b>	<b><math>AC \leftarrow R</math></b>
<b>JUMP</b>	<b>0000 0101 <math>\Gamma</math></b>	<b>GOTO <math>\Gamma</math></b>
<b>JMPZ</b>	<b>0000 0110 <math>\Gamma</math></b>	<b>IF (Z=1) THEN GOTO <math>\Gamma</math></b>
<b>JPNZ</b>	<b>0000 0111 <math>\Gamma</math></b>	<b>IF (Z=0) THEN GOTO <math>\Gamma</math></b>

指令码:

<b>ADD</b>	<b>0000 1000</b>	<b>AC←AC+R, IF (AC+R=0) THEN Z←1 ELSE Z←0</b>
<b>SUB</b>	<b>0000 1001</b>	<b>AC←AC-R, IF (AC-R=0) THEN Z←1 ELSE Z←0</b>
<b>INAC</b>	<b>0000 1010</b>	<b>AC←AC+1, IF (AC+1=0) THEN Z←1 ELSE Z←0</b>
<b>CLAC</b>	<b>0000 1011</b>	<b>AC←0, Z←1</b>
<b>AND</b>	<b>0000 1100</b>	<b>AC←AC∧R, IF (AC∧R=0) THEN Z←1 ELSE Z←0</b>
<b>OR</b>	<b>0000 1101</b>	<b>AC←AC∨R, IF (AC∨R=0) THEN Z←1 ELSE Z←0</b>
<b>XOR</b>	<b>0000 1110</b>	<b>AC←AC⊕R, IF (AC⊕R=0) THEN Z←1 ELSE Z←0</b>
<b>NOT</b>	<b>0000 1111</b>	<b>AC←AC', IF (AC'=0) THEN Z←1 ELSE Z←0</b>

各指令对应的具体状态（每个状态对应一个时钟周期）：**STAC指令执行的是与LDAC完全相反的操作。**

## 取指令和译码

**FETCH1:  $AR \leftarrow PC$**

**FETCH2:  $DR \leftarrow M, PC \leftarrow PC + 1$**

**FETCH3:  $IR \leftarrow DR, AR \leftarrow PC$**

## LDAC指令

**第一个状态:**

**LDAC1:  $DR \leftarrow M, PC \leftarrow PC + 1, AR \leftarrow AR + 1$**

**第二个状态:**

**LDAC2:  $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$**

**LDAC3:  $AR \leftarrow DR, TR$**

**LDAC4:  $DR \leftarrow M$**

**LDAC5:  $AC \leftarrow DR$**

## MVAC和MOVR指令

**MVAC1:  $R \leftarrow AC$**

**MOVR1:  $AC \leftarrow R$**

## JUMP指令

**JUMP1:  $DR \leftarrow M, AR \leftarrow AR + 1$**

**JUMP2:  $TR \leftarrow DR, DR \leftarrow M$**

**JUMP3:  $PC \leftarrow DR, TR$**

## JMPZ和JPNZ 指令

JMPZ指令的状态:

JMPZY1:  $DR \leftarrow M, AR \leftarrow AR + 1$

JMPZY2:  $TR \leftarrow DR, DR \leftarrow M$

JMPZY3:  $PC \leftarrow DR, TR$

JMPZN1:  $PC \leftarrow PC + 1$

JMPZN2:  $PC \leftarrow PC + 1$

JPNZ指令的状态:

JPNZY1:  $DR \leftarrow M, AR \leftarrow AR + 1$

JPNZY2:  $TR \leftarrow DR, DR \leftarrow M$

JPNZY3:  $PC \leftarrow DR, TR$

JPNZN1:  $PC \leftarrow PC + 1$

JPNZN2:  $PC \leftarrow PC + 1$

其余的指令都是在一个状态内完成的。

ADD1:  $AC \leftarrow AC + R, \text{ IF } (AC + R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

SUB1:  $AC \leftarrow AC - R, \text{ IF } (AC - R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

INAC1:  $AC \leftarrow AC + 1, \text{ IF } (AC + 1 = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

CLAC1:  $AC \leftarrow 0, Z \leftarrow 1$

AND1:  $AC \leftarrow AC \wedge R, \text{ IF } (AC \wedge R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

OR1:  $AC \leftarrow AC \vee R, \text{ IF } (AC \vee R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

XOR1:  $AC \leftarrow AC \oplus R, \text{ IF } (AC \oplus R = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

NOT1:  $AC \leftarrow AC', \text{ IF } (AC' = 0) \text{ THEN } Z \leftarrow 1 \text{ ELSE } Z \leftarrow 0$

## 为每个具体的指令状态设计指令译码：

存在的问题及解决方法：

对于FETCH3状态对应的操作为“ir←dr; ar←pc”，也就是说在这个过程中需要打开dr\_bus和pc\_bus；若在同一个时钟周期执行该过程，则有两个数据（寄存器PC和DR的值）进入总线，会引起数据的混乱，所以我就把原来的FETCH3分成了FETCH3和FETCH4两个状态

```
constant fetch1:    std_logic_vector(5 downto 0) := "000000";-
constant fetch2:    std_logic_vector(5 downto 0) := "000001";-
constant fetch3:    std_logic_vector(5 downto 0) := "000010";-
constant fetch4:    std_logic_vector(5 downto 0) := "000011";-
constant clacl:     std_logic_vector(5 downto 0) := "000100";-
constant inacl:     std_logic_vector(5 downto 0) := "000101";-
constant addl:      std_logic_vector(5 downto 0) := "000110";-
constant subl:      std_logic_vector(5 downto 0) := "000111";-
constant andl:      std_logic_vector(5 downto 0) := "001000";-
constant orl:       std_logic_vector(5 downto 0) := "001001";-
constant xorl:      std_logic_vector(5 downto 0) := "001010";-
constant notl:      std_logic_vector(5 downto 0) := "001011";-
constant mvac1:     std_logic_vector(5 downto 0) := "001100";-
constant movr1:     std_logic_vector(5 downto 0) := "001101";-
constant ldac1:     std_logic_vector(5 downto 0) := "001110";-
constant ldac2:     std_logic_vector(5 downto 0) := "001111";-
constant ldac3:     std_logic_vector(5 downto 0) := "010000";-
constant ldac4:     std_logic_vector(5 downto 0) := "010001";-
constant ldac5:     std_logic_vector(5 downto 0) := "010010";-
constant stac1:     std_logic_vector(5 downto 0) := "010011";-
constant stac2:     std_logic_vector(5 downto 0) := "010100";-
constant stac3:     std_logic_vector(5 downto 0) := "010101";-
constant stac4:     std_logic_vector(5 downto 0) := "010110";-
constant stac5:     std_logic_vector(5 downto 0) := "010111";-
```

```
constant jump1:     std_logic_vector(5 downto 0) := "011000";-
constant jump2:     std_logic_vector(5 downto 0) := "011001";-
constant jump3:     std_logic_vector(5 downto 0) := "011010";-


constant jmpzy1:     std_logic_vector(5 downto 0) := "011011";-
constant jmpzy2:     std_logic_vector(5 downto 0) := "011100";-
constant jmpzy3:     std_logic_vector(5 downto 0) := "011101";-
constant jmpzn1:     std_logic_vector(5 downto 0) := "011110";-
constant jmpzn2:     std_logic_vector(5 downto 0) := "011111";-

constant jpnzy1:     std_logic_vector(5 downto 0) := "100000";-
constant jpnzy2:     std_logic_vector(5 downto 0) := "100001";-
constant jpnzy3:     std_logic_vector(5 downto 0) := "100010";-
constant jpnzn1:     std_logic_vector(5 downto 0) := "100011";-
constant jpnzn2:     std_logic_vector(5 downto 0) := "100100";-

constant nop1: std_logic_vector(5 downto 0) := "111111";--no op
```



状态图:





根据状态图设计从当前状态变化到下一个状态的选择过程：

```
-- generate control signals for each st
for_nextstate: process(state, ir, z)
begin
```

```
    if(state=fetch1) then nextsta
    elsif(state=fetch2) then nextsta
    elsif(state=fetch3) then nextsta
    elsif(state=fetch4) then
        if(ir=RSCLAC) then nex
        elsif(ir=RSINAC) then nex
        elsif(ir=RSADD) then nex
        elsif(ir=RSSUB) then nex
        elsif(ir=RSAND) then nex
        elsif(ir=RSOR) then nex
        elsif(ir=RSXOR) then nex
        elsif(ir=RSNOT) then nex
        elsif(ir=RSMVAC) then nex
        elsif(ir=RSMOVR) then nex
        elsif(ir=RSLDAC) then nex
        elsif(ir=RSSTAC) then nex
        elsif(ir=RSJUMP) then nex
```

```
    elsif(ir=RSJMPZ) then
        if(z='1') then
            nextstate<=jmpzy1;
        else
            nextstate<=jmpzn1;
        end if;
    end if;
```

```
    elsif(state=ldac4) then nextstate<=ldac5;
    elsif(state=ldac5) then nextstate<=fetch1;
    --store
    elsif(state=stac1) then nextstate<=stac2;
    elsif(state=stac2) then nextstate<=stac3;
    elsif(state=stac3) then nextstate<=stac4;
    elsif(state=stac4) then nextstate<=stac5;
    elsif(state=stac5) then nextstate<=fetch1;
    --jump
    elsif(state=jump1) then nextstate<=jump2;
    elsif(state=jump2) then nextstate<=jump3;
    elsif(state=jump3) then nextstate<=fetch1;
    --jumpz
    elsif(state=jmpzy1) then nextstate<=jmpzy2;
    elsif(state=jmpzy2) then nextstate<=jmpzy3;
    elsif(state=jmpzy3) then nextstate<=fetch1;
    elsif(state=jmpzn1) then nextstate<=jmpzn2;
    elsif(state=jmpzn2) then nextstate<=fetch1;
    --jpnz
    elsif(state=jpnzy1) then nextstate<=jpnzy2;
    elsif(state=jpnzy2) then nextstate<=jpnzy3;
    elsif(state=jpnzy3) then nextstate<=fetch1;
    elsif(state=jpnzn1) then nextstate<=jpnzn2;
    elsif(state=jpnzn2) then nextstate<=fetch1;
    end if;
```

```
end process for_nextstate;
```


```
    elsif(ir=RSJPNZ) then
        if(z='0') then
            nextstate<=jpnzy1;
        else
            nextstate<=jpnzn1;
        end if;
    end if;
    nextstate<=fetch1;
```

```
    elsif(ir=RSCLAC) then nextstate<=fetch1;
    elsif(ir=RSINAC) then nextstate<=fetch1;
    elsif(ir=RSADD) then nextstate<=fetch1;
    elsif(ir=RSSUB) then nextstate<=fetch1;
    elsif(ir=RSAND) then nextstate<=fetch1;
    elsif(ir=RSOR) then nextstate<=fetch1;
    elsif(ir=RSXOR) then nextstate<=fetch1;
    elsif(ir=RSNOT) then nextstate<=fetch1;
    elsif(ir=RSMVAC) then nextstate<=fetch1;
    elsif(ir=RSMOVR) then nextstate<=fetch1;
    elsif(ir=RSLDAC) then nextstate<=fetch1;
    elsif(ir=RSSTAC) then nextstate<=fetch1;
    elsif(ir=RSJUMP) then nextstate<=fetch1;
```

```
    elsif(ir=RSJMPZ) then
        if(z='1') then
            nextstate<=jmpzy1;
        else
            nextstate<=jmpzn1;
        end if;
    end if;
```

```
    elsif(state=ldac1) then nextstate<=ldac2;
    elsif(state=ldac2) then nextstate<=ldac3;
    elsif(state=ldac3) then nextstate<=ldac4;
```

## 相对简单CPU设计图:



根据CPU设计图中的控制信号的值更新各个寄存器的值：

```
addrbus <= ar;
databus <= thebus(7 downto 0) when writel='1' else "ZZZZZZZZ";

--the bus
thebus<=pc
thebus<="00000000"&databus
thebus<="00000000"&r
thebus<="00000000"&ac
thebus<=dr&tr
thebus<="00000000"&dr

when pcbus='1' else "ZZZZZZZZZZZZZZZZZZ";
when membus='1' else "ZZZZZZZZZZZZZZZZZZ";
when rbus='1' else "ZZZZZZZZZZZZZZZZZZ";
when acbus='1' else "ZZZZZZZZZZZZZZZZZZ";
when(trbus='1' and drbus='1') else "ZZZZZZZZZZZZZZZZZZ";
when (drbus='1' and trbus/= '1') else "ZZZZZZZZZZZZZZZZZZ";
```

```
-- update pc, state and other registers
update_regs: process(clk)
begin
  if(rising_edge(clk)) then
    --update registers
    if(pcinc='1') then pc<=std_logic_vector(unsigned(pc) + 1); end if;
    if(arinc='1') then ar<=std_logic_vector(unsigned(ar) + 1); end if;
    if(arload='1') then ar<=thebus; end if;
    if(drload='1') then dr<=thebus(7 downto 0); end if;
    if(irload='1') then ir<=dr; end if;
    if(acload='1') then
      ac<=alu;
      if(s="0001" or s="0010" or s="0011" or s="0100" or s="0101" or s="0110" or s="0111" or s="1000") then
        if(alu="00000000") then z<='1';
        else z<='0';
        end if;
      end if;
    end if;
    if(rload='1') then r<=thebus(7 downto 0); end if;
    if(trload='1') then tr<=dr; end if;
    if(pclload='1') then pc<=thebus; end if;
    if(reset='1') then
      pc <= "0000000000000000";
      state <= fetch1;
    else
      state <= nextstate;
    end if;
  end if;
end if;
```

```
when s="0000" else
downto 0))) when s="0001" else--ac+R
downto 0))) when s="0010" else--ac-R
when s="0011" else--ac and R
when s="0100" else--ac or R
when s="0101" else--ac xor R
when s="0110" else--not ac
when s="0111" else--ac+1
when s="1000" else--ac=0
```

S[3..0]	指令	运算	Z
0000	直接传送	ALU=bus[7..0]	ALU=0 则 Z=1
0001	ADD	AC+R	
0010	SUB	AC-R	
0011	AND	AC ^ R	
0100	OR	AC I R	
0101	XOR	AC ⊕ R	
0110	NOT	~AC	
0111	INAC	AC++	
1000	CLAC	AC=0	

根据不同状态值对应的操作打开或关闭相应的控制信号（部分截图）：

```
-- generate control signals for each state
gen_controls: process(state)
begin
    if(state=fetch1) then --AR<-- PC
        arload<='1';pcbus<='1';pcinc<='0';drload<='0';membus<='0';irload<='0';--ar<=pc
        rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
    elsif(state=fetch2) then --DR<--M PC<--PC+1
        arload<='0';pcbus<='0';pcinc<='1';drload<='1';membus<='1';irload<='0';-- dr<=m pc<=pc+1
        rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='1';writel<='0';write<='0';pcload<='0';
    elsif(state=fetch3) then --IR<--DR
        arload<='0';pcbus<='0';pcinc<='0';drload<='0';membus<='0';irload<='1';--ir<=dr
        rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
    elsif(state=fetch4) then -- AR<--PC
        arload<='1';pcbus<='1';pcinc<='0';drload<='0';membus<='0';irload<='0';--ar<=pc
        rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
    elsif(state=clacl) then --AC<--0 Z<--1
        arload<='0';pcbus<='0';pcinc<='0';drload<='0';membus<='0';irload<='0';--ac<=0 z<=1
        rbus<='0';s<="1000";acload<='1';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
    elsif(state=inacl) then --AC<--AC+1
        arload<='0';pcbus<='0';pcinc<='0';drload<='0';membus<='0';irload<='0';--ac++ z change
        rbus<='0';s<="0111";acload<='1';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
```

设计存储器中指令序列:采用从1累加到n的程序  
作为测试输入, 根据mem.vhd设计.mif文件

地址00011101 (29) 存放的是每次求和的结果  
即被加数; 地址00011110 (30) 存放的另一个  
加数, 地址00011111 (31) 存放的是n的取值

```
CLAC
STAC total
STAC i } total = 0, i = 0

Loop: LDAC i
      INAC
      STAC i } i = i + 1

      MVAC
      LDAC total
      ADD
      STAC total } total = total + i

      LDAC n
      SUB
      JPNZ Loop } IF i ≠ n THEN GOTO Loop

total:
i:
```

CLAC:00001011	AC=0
STAC:00000010	Mem[29]=AC total
STAC	Mem[30]=AC i
LDAC:00000001	AC=Mem[30]
INAC:00001010	AC++
STAC	Mem[30]=AC
MVAC: 00000011	R=AC (即R=i)
LDAC	AC=Mem[29]
ADD:00001000	AC=AC+R
STAC	Mem[29]=AC
LDAC	AC=Mem[31]=5
SUB:00001001	AC=AC-R (即n-i, 结果为0时Z=1)
JPNZ:00000111	Z=0时即 i! =n(n=5)接着传入跳转 地址00000111即第一个LDAC





## mem.vhd:

```
signal memdata: memtype(4095 downto 0) := (
0 => RSCLAC,
1 => RSSTAC,
2 => std_logic_vector(to_unsigned(total_addr, 8)),
3 => X"00",
4 => RSSTAC,
5 => std_logic_vector(to_unsigned(i_addr, 8)),
6 => X"00",
7 => RSLDAC,  -- loop
8 => std_logic_vector(to_unsigned(i_addr, 8)),
9 => X"00",
10 => RSINAC,
11 => RSSTAC,
12 => std_logic_vector(to_unsigned(i_addr, 8)),
13 => X"00",
14 => RSMVAC,
15 => RSLDAC,
16 => std_logic_vector(to_unsigned(total_addr, 8)),
17 => X"00",
18 => RSADD,
19 => RSSTAC,
```

```

20 => std_logic_vector(to_unsigned(total_addr, 8)),
21 => X"00",
22 => RSLDAC,
23 => std_logic_vector(to_unsigned(n_addr, 8)),
24 => X"00",
25 => RSSUB,
26 => RSJPNZ,
27 => std_logic_vector(to_unsigned(loop_addr, 8)),
28 => X"00",
29 => X"00", -- total
30 => X"00", -- i
31 => "00000101", -- n
others => RSNOP


```

## 累加到5, $n=5$

[illegible]

# 仿真结果:

第一条指令运行后各个信号的输出：即CLAC（00001011即0B）指令，此时IR=0B，AC=0，PC在FETCH2加1变成0001，AR对应FETCH1和FETCH4时PC的值即先后为0000、0001





# 仿真结果:

第一次执行JPNZ, 即i=1时

i=5即i=n时, 不满足JPNZ跳转条件, 执行JPNZ的下一条指令即NOP指令: 此时累加和的结果为) 0F (=0+1+2+3+4+5), 由此可知结果正确。

