
班级: 智能1602

姓名: 马琛迎

学号: 201607030227



```
-- State transition
                                           when RSJMP7 =>
                                               --if(z='0') then
next state pro: process(state, ir, z)
                                               -- nextstate <= JMPZY1;
                                                                               -- one state
begin
                                               --else if (z='1') then
                                                                                when RSADD =>
    case state is
                                               -- nextstate <= JMPZN1;
                                                                                    nextstate <= ADD1;
        when fetch1 =>
                                                                                when RSSUB =>
                                               --end if;
            nextstate <= fetch2;</pre>
                                               case z is
                                                                                    nextstate <= SUB1;
        when fetch2 =>
                                                   when '0' =>
                                                                                when RSINAC =>
           nextstate <= fetch3;
                                                                                    nextstate <= INAC1;
                                                      nextstate <= JMPZY1;
        when fetch3 =>
                                                   when '1' =>
                                                                                when RSCLAC =>
            case ir is
                                                                                  nextstate <= CLAC1;
                                                     nextstate <= JMPZN1;
                -- More than one state
                                               end case;
                                                                                when RSAND =>
                when RSNOP =>
                                           when RSJPNZ =>
                                                                                    nextstate <= AND1;
                    nextstate <= NOP1;
                                                                                when RSOR =>
                                               --if(z='1') then
                when RSLDAC =>
                                               -- nextstate <= JPNZY1;
                                                                                    nextstate <= OR1;
                     nextstate <= LDAC1;
                                               --else if(z='0') then
                                                                                when RSXOR =>
                when RSSTAC =>
                                                                                    nextstate <= XOR1;
                                               -- nextstate <= JPNZN1;
                    nextstate <= STAC1;
                                                                                when RSNOT =>
                                               --end if;
                when RSMVAC =>
                                                                                  nextstate <= NOT1;
                                               case z is
                                                                                when others =>
                     nextstate <= MVAC1;
                                                   when '0' =>
                when RSMOVR =>
                                                                                    nextstate <= fetch1;</pre>
                                                       nextstate <= JPNZN1;
                                                  when '1' =>
                                                                            end case;
                    nextstate <= MOVR1;
                                                       nextstate <= JPNZY1;</pre>
                when RSJUMP =>
                                               end case;
                    nextstate <= JUMP1;</pre>
```

```
-- STAC
when STAC1 =>
   nextstate <= STAC2;
when STAC2 =>
   nextstate <= STAC3;
when STAC3 =>
    nextstate <= STAC4;
when STAC4 =>
   nextstate <= STAC5;
-- LDAC
when LDAC1 =>
   nextstate <= LDAC2;
when LDAC2 =>
    nextstate <= LDAC3;
when LDAC3 =>
    nextstate <= LDAC4;
when LDAC4 =>
    nextstate <= LDAC5;
```

```
-- JUMP
        when JUMP1 =>
            nextstate <= JUMP2;
        when JUMP2 =>
            nextstate <= JUMP3;
        -- JMPZY
        when JMPZY1 =>
            nextstate <= JMPZY2;
        when JMPZY2 =>
            nextstate <= JMPZY3;
        -- JMP7N
        when JMPZN1 =>
            nextstate <= JMPZN2;</pre>
        when JMPZN1 =>
            nextstate <= JMPZN2;
        -- JPNZY
        when JPNZY1 =>
            nextstate <= JPNZY2;
        when JPNZY2 =>
            nextstate <= JPNZY3;
        -- JPN7N
        when JPNZN1 =>
            nextstate <= JPNZN2;
        when others =>
            nextstate <= fetch1;
    end case;
end process next state pro;
```

LDAC2:

LDAC1: DR \leftarrow M, PC \leftarrow PC+1, AR \leftarrow AR+1

 $\mathsf{TR} \leftarrow \mathsf{DR}$, $\mathsf{DR} \leftarrow \mathsf{M}$, $\mathsf{PC} \leftarrow \mathsf{PC} + 1$ MOVR1: $\mathsf{AC} \leftarrow \mathsf{R}$

MVAC1: R←AC

JUMP1: DR←M, AR←AR+1

JMPZY1: DR \leftarrow M, AR \leftarrow AR + 1

JMPZY2: TR←DR, DR←M

JMPZY3: PC←DR, TR

JUMP2: TR←DR, DR←M

JUMP3: PC←DR, TR

LDAC3: AR←DR, TR

LDAC4: DR←M

LDAC5: AC←DR

STAC1: DR \leftarrow M, PC \leftarrow PC+1, AR \leftarrow AR+1

STAC2: $TR \leftarrow DR$, $DR \leftarrow M$, $PC \leftarrow PC + 1$

STAC3: AR←DR, TR

STAC4: DR \leftarrow AC JMPZN1: PC \leftarrow PC + 1

STAC5: $M \leftarrow DR$ JMPZN2: $PC \leftarrow PC + 1$

JPNZY1: DR \leftarrow M, AR \leftarrow AR+1

JPNZY2: TR←DR, DR←M

JPNZY3: PC←DR, TR

JPNZN1: PC←PC+1

JPNZN2: PC←PC+1

ADD1: $AC \leftarrow AC + R$, IF (AC + R = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

SUB1: $AC \leftarrow AC - R$, IF (AC - R = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

INAC1: $AC \leftarrow AC + 1$, IF (AC + 1 = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

CLAC1: AC←0, Z←1

AND1: $AC \leftarrow AC \land R$, IF $(AC \land R = 0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

OR1: AC \leftarrow AC \lor R, IF (AC \lor R=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0

XOR1: $AC \leftarrow AC \oplus R$, IF $(AC \oplus R = 0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

NOT1: $AC \leftarrow AC'$, IF (AC' = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

LDAC1: DR \leftarrow M, PC \leftarrow PC+1, AR \leftarrow AR+1

LDAC2: TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1

LDAC3: AR←DR, TR

LDAC4: DR←M


LDAC5: AC←DR

```
-- dr <- m; pc <- pc+1; ar <- ar+1
   readm <= '1'; writem <= '0'; membus <= '1';
   arload <= '0'; arinc <= '1';
   pcbus <= '0'; pcload <= '0'; pcinc <= '1';
   drload <= '1'; drhbus <= '0'; drlbus <= '0';
   trload <= '0'; trbus <= '0';
   irload <= '0';
   rload <= '0'; rbus <= '0';
    acload <= '0'; acbus <= '0';
    zload <= '0';
when LDAC2 =>
   -- tr <- dr; dr <- m; pc <- pc+1
   readm <= '1'; writem <= '0'; membus <= '1';
   arload <= '0'; arinc <= '0';
   pcbus <= '0'; pcload <= '0'; pcinc <= '1';
   drload <= '1'; drhbus <= '0'; drlbus <= '1';
   trload <= '1'; trbus <= '0';
   irload <= '0';
   rload <= '0'; rbus <= '0';
   acload <= '0';
                   acbus <= '0';
    zload <= '0';
```

when LDAC1 =>

```
if(pcinc='1') then
signal control: process(clk)
                                                                pc <= std logic vector(unsigned(pc) + 1);</pre>
begin
                                                            end if;
    if(rising edge(clk)) then
        if(arload='1') then
                                                            if(drload='1') then
             if(pcbus='1') then
                                                                dr <= databus;</pre>
                 ar \leq pc;
                                                            end if;
             end if;
             if(drlbus='1') then
                                                            if(drhbus='1') then
                 ar(15 downto 8) <= databus;
                                                               databus <= dr;
             end if;
                                                            end if;
             if(trbus='1') then
                 ar (7 downto 0) <= databus;
                                                            if(drlbus='1') then
             end if;
                                                                databus <= dr;
        end if;
                                                            end if;
        if(arinc='1') then
                                                            if(trload='1') then
                                                               tr <= databus;
             ar <= std logic vector(unsigned(ar) + 1);</pre>
                                                            end if;
        end if;
```

```
if (alusel="0001") then
    ac <= std logic vector(unsigned(ac) + unsigned(r));</pre>
    if(ac="00000000") then
        z <= '1';
    else
        z <= '0';
    end if;
elsif(alusel="0010") then
    ac <= std logic vector(unsigned(ac) - unsigned(r));</pre>
    if(ac="00000000") then
        z <= '1';
    else
        z <= '0';
    end if;
elsif(alusel="0011") then
    ac <= std logic vector(unsigned(ac) + 1);</pre>
    if(ac="00000000") then
        z <= '1';
    else
       z <= '0';
    end if;
```



```
if(pcload='1') then
    if(drlbus='1') then
        pc(15 downto 8) <= databus;
    end if;
    if(trbus='1') then
        pc(7 downto 0) <= databus;
    end if;
end if;</pre>
```

```
if(arload='1') then
    if(pcbus='1') then
        ar <= pc;
    end if;
    if(drlbus='1') then
        ar(15 downto 8) <= databus;
    end if;
    if(trbus='1') then
        ar(7 downto 0) <= databus;
    end if;
end if;</pre>
```

```
ting@ting-INVALID:/media/ting/新加卷/a计算机系统设计$ ghdl -a cpu.vhd
cpu.vhd:174:56:error: no choices for 'U' to 'X'
cpu.vhd:173:48:error: no choices for 'Z' to '-'
cpu.vhd:186:56:error: no choices for 'U' to 'X'
cpu.vhd:185:48:error: no choices for 'Z' to '-'
```

THANK YOU!