实验报告

班级: 智能 1602

姓名: 治占清

学号: 201608010629

一、实验名称

相对简单 CPU 电路设计

二、实验目的

利用 VHDL 设计相对简单 CPU 的电路并验证

三、实验要求

采用 VHDL 描述电路及其测试平台 采用时序逻辑设计电路 采用从 1 累加到 n 的程序进行测试

四、实验内容

相对简单 CPU 的规格说明

地址总线 16 位,数据总线 8 位

有一个 8 位累加寄存器 AC,一个 8 位通用寄存器 R,一个 1 位的零标志 有一个 16 位 AR 寄存器,一个 16 位程序计数器 PC,一个 8 位数据寄存器 DR, 一个

8 位指令寄存器 IR, 一个 8 位临时寄存器 TR

有 16 条指令,每条指令 1 个或 3 个字节,其中操作码 8 位。3 字节的指令有 16 位的地址

相对简单 CPU 设计方案

- 1. 指令执行过程分为取指、译码、执行三个阶段
- 2. 取指包括三个状态, FETCH1, FETCH2, FETCH3
- 3. 译码体现为从 FETCH3 状态到各指令执行状态序列的第一个状态

- 4. 执行根据指令的具体操作分为若干状态
- 5. 执行的最后一个状态转移到 FETCH1 状态
- 6. 控制器根据每个状态需要完成的操作产生相应的控制信号

```
rscpu. vhdl
Α.
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    use work.rsisa.all;
    entity rscpu is
        port (
                clk: in std logic;
                reset: in std_logic;
                addrbus: out std logic vector(15 downto 0);
                databus: inout std_logic_vector(7 downto 0);
                en read: out std logic;
                en_write: out std_logic
            );
    end entity;
    architecture rscpu behav of rscpu is
        --reg
        signal pc: std logic vector (15 downto 0);
        signal ac: std_logic_vector(7 downto 0);
        signal r: std_logic_vector(7 downto 0);
        signal ar: std logic vector(15 downto 0);
        signal ir: std_logic_vector(7 downto 0);
        signal dr: std logic vector(7 downto 0);
        signal tr: std_logic_vector(7 downto 0);
        signal z: std logic;
        -- control signal
        signal alu_select: std_logic_vector(2 downto 0);
        signal arload, arinc, pcload, pcinc, drload, trload, irload, rload,
acload, zload: std logic;
        signal pcbus, drhbus, drlbus,
                                         trbus, rbus, acbus,
                                                                 membus:
std_logic;
        signal bus_enable: std_logic_vector(6 downto 0);
        --other signal
        signal alu_result: std_logic_vector(7 downto 0);
        signal main_bus: std_logic_vector(15 downto 0);
```

```
signal acinc, accl, write_tmp:std_logic;
--defind state
signal state:std logic vector (5 downto 0);
signal nextstate:std logic vector (5 downto 0);
constant fetch1:std_logic_vector(5 downto 0) := "000000";
constant fetch2:std_logic_vector(5 downto 0) := "000001";
constant fetch3:std_logic_vector(5 downto 0) := "000010";
constant ldac1:std_logic_vector(5 downto 0) := "000100";
constant 1dac2:std logic vector(5 downto 0) := "000101";
constant 1dac3:std logic vector(5 downto 0) := "000110";
constant ldac4:std_logic_vector(5 downto 0) := "000111";
constant ldac5:std logic vector(5 downto 0) := "001000";
constant stac1:std_logic_vector(5 downto 0) := "001001";
constant stac2:std logic vector(5 downto 0) := "001010";
constant stac3:std logic vector(5 downto 0) := "001011";
constant stac4:std logic vector(5 downto 0) := "001100";
constant stac5:std_logic_vector(5 downto 0) := "001101";
constant mvac1:std_logic_vector(5 downto 0) := "001110";
constant movr1:std_logic_vector(5 downto 0) := "001111";
constant jump1:std_logic_vector(5 downto 0) := "010000";
constant jump2:std logic vector(5 downto 0) := "010001";
constant jump3:std_logic_vector(5 downto 0) := "010010";
constant jmpzn1:std_logic_vector(5 downto 0) := "010011";
constant jmpzn2:std logic vector(5 downto 0) := "010100";
constant jpnzn1:std_logic_vector(5 downto 0) := "010101";
constant jpnzn2:std logic vector(5 downto 0) := "010110";
constant jmpzy1:std_logic_vector(5 downto 0) := "010111";
constant jmpzy2:std logic vector(5 downto 0) := "011000";
constant jmpzy3:std_logic_vector(5 downto 0) := "011001";
constant jpnzy1:std logic vector(5 downto 0) := "011010";
constant jpnzy2:std logic vector(5 downto 0) := "011011";
constant jpnzy3:std_logic_vector(5 downto 0) := "011100";
constant add1:std_logic_vector(5 downto 0) := "011101";
constant sub1:std_logic_vector(5 downto 0) := "011110";
constant inac1:std logic vector(5 downto 0) := "011111";
constant clac1:std_logic_vector(5 downto 0) := "100000";
constant and1:std_logic_vector(5 downto 0) := "100001";
constant or1:std_logic_vector(5 downto 0) := "100010";
constant xor1:std_logic_vector(5 downto 0) := "100011";
constant not1:std logic vector(5 downto 0) := "100100";
constant nop1:std logic vector(5 downto 0) := "100101";
```

```
-- address and data bus
        addrbus <= ar;
        databus <= dr when write tmp='1' else "ZZZZZZZZ";
        main bus <= pc when pcbus='1' else
                     (dr & tr) when (drhbus='1' and trbus='1') else
                     (X"00" & dr) when drlbus='1' else
                     (X"00" & r) when rbus='1' else
                     (X"00" & ac) when acbus='1' else
                     (X"00" & databus) when membus='1' else
                    "ZZZZZZZZZZZZZZZZZ;
        alu_result <= main_bus(7 downto 0) when alu_select="000" else
                       std logic vector(unsigned(ac)+unsigned(main bus(7
downto 0))) when alu select="001" else
                       std logic vector (unsigned (ac) -unsigned (main bus (7
downto 0))) when alu_select="010" else
                       ac and main_bus(7 downto 0) when alu_select="011"
else
                       ac or main_bus(7 downto 0) when alu_select="100"
else
                       ac xor main_bus(7 downto 0) when alu_select="101"
else
                       not ac when alu select="110" else
                      main bus (7 downto 0);
        --update the values of register, bus...
        process reg:process(clk)
        begin
            if (rising edge(clk)) then
                --when reset
                if (reset='1') then
                    pc \le X''0000'';
                    state <= fetch1;</pre>
                else
                    state <= nextstate;</pre>
                end if;
                --reg update reffers to control signal
                if (arload = '1') then
                    ar <= main bus;
                end if;
                if (arinc = '1') then
```

```
ar <= std_logic_vector(unsigned(ar)+1);</pre>
                 end if;
                 if (pcload = '1') then
                     pc <= main_bus;</pre>
                 end if;
                 if (pcinc = '1') then
                     pc <= std logic vector(unsigned(pc)+1);</pre>
                 end if;
                 if (drload = '1') then
                     dr <= main_bus(7 downto 0);</pre>
                 end if;
                 if(trload = '1') then
                     tr \leq dr;
                 end if;
                 if(irload = '1') then
                     ir <= main bus(7 downto 0);</pre>
                 end if;
                 if(rload = '1') then
                     r <= main_bus(7 downto 0);
                 end if;
                 if (acload = '1') then
                     ac <= alu_result;</pre>
                 end if;
                 if(zload = '1') then
                     if((alu select="001"
                                                     alu select="010"
                                               or
alu select="011"
                    or alu select="100"
                                                     alu select="101"
                                               or
                                                                          or
alu_select="110") and alu_result=X"00") then
                         z \leq 1';
                     else
                         z <= '0';
                     end if;
                 end if;
                 if (acinc = '1') then
                     ac <= std_logic_vector(unsigned(ac)+1);</pre>
                 end if;
                 if(acc1 = '1') then
                     ac \leq X''00'';
                     z \leq 1';
                 end if;
            end if;
        end process_reg;
        --generate next state
        for_nextstate: process(state, ir)
```

```
begin
     case state is
         when fetch1 \Rightarrow
              nextstate <= fetch2;</pre>
         when fetch2 \Rightarrow
              nextstate <= fetch3;</pre>
         when fetch3 \Rightarrow
              case ir is
                   when RSNOP =>
                        nextstate <= nop1;</pre>
                   when RSLDAC =>
                        nextstate <= 1dac1;</pre>
                   when RSSTAC =>
                        nextstate <= stac1;</pre>
                   when RSMVAC =>
                        nextstate <= mvac1;</pre>
                   when RSMOVR =>
                        nextstate <= movr1;</pre>
                   when RSJUMP =>
                        nextstate <= jump1;</pre>
                   when RSJMPZ =>
                        if(z='1') then
                             nextstate <= jmpzy1;</pre>
                        elsif(z='0') then
                             nextstate <= jmpzn1;</pre>
                        end if;
                   when RSJPNZ =>
                        if(z='1') then
                             nextstate <= jpnzn1;</pre>
                        elsif(z='0') then
                            nextstate <= jpnzy1;</pre>
                        end if;
                   when RSADD =>
                        nextstate <= add1;</pre>
                   when RSSUB =>
                        nextstate <= sub1;</pre>
                   when RSINAC =>
                        nextstate <= inac1;</pre>
                   when RSCLAC \Rightarrow
                        nextstate <= clac1;</pre>
                   when RSAND =>
                        nextstate \le and1;
                   when RSOR =>
                        nextstate <= or1;
```

```
when RSXOR =>
                nextstate <= xor1;</pre>
           when RSNOT =>
                nextstate <= not1;</pre>
          when others \Rightarrow
                nextstate <= fetch1;</pre>
     end case;
--1dac
when 1dac1 \Rightarrow
     nextstate <= 1dac2;</pre>
when 1dac2 \Rightarrow
     nextstate <= 1dac3;</pre>
when 1dac3 \Rightarrow
     nextstate <= 1dac4;</pre>
when 1dac4 \Rightarrow
     nextstate <= 1dac5;</pre>
--stac
when stac1 \Rightarrow
     nextstate <= stac2;</pre>
when stac2 \Rightarrow
     nextstate <= stac3;</pre>
when stac3 \Rightarrow
     nextstate <= stac4;</pre>
when stac4 \Rightarrow
     nextstate <= stac5;</pre>
--jump
when jump1 \Rightarrow
     nextstate <= jump2;</pre>
when jump2 \Rightarrow
     nextstate <= jump3;</pre>
--jmpzn
when jmpzn1 = >
     nextstate <= jmpzn2;</pre>
--jmpzy
when jmpzy1 =>
     nextstate <= jmpzy2;</pre>
when jmpzy2 \Rightarrow
     nextstate <= jmpzy3;</pre>
--jpnzn
when jpnzn1 =>
     nextstate <= jpnzn2;</pre>
--jpnzy
when jpnzy1 \Rightarrow
     nextstate <= jpnzy2;</pre>
```

```
when jpnzy2 \Rightarrow
                 nextstate <= jpnzy3;</pre>
            when others =>
                 nextstate <= fetch1;</pre>
        end case;
    end process for_nextstate;
    --generate control signal
    control signal:process(state)
    begin
        case state is
            when fetch1 \Rightarrow
                                  -- ar<-pc
                 arload <= '1'; arinc <= '0'; pcload
                                                              <=
                                                                   '0';
                 drload <= '0'; alu select <= "000";
pcinc <= '0';
                 trload <= '0';
                                 irload <= '0'; rload
                                                                    '0';
                                                             <=
acload <= '0';
                zload <= '0';
                 pcbus <= '1';
                                  drhbus <= '0'; drlbus</pre>
                                                              <=
                                                                    '0';
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                                   '0';
                                                             <=
                                                   acc1
en_read <= '1'; en_write <= '0';
                                     write_tmp <= '0';</pre>
            when fetch2 \Rightarrow
                                  -- ir<-M
                                               pc++
                 arload <= '0'; arinc <= '0'; pcload
                                                                    '0';
pcinc <= '1';
                 drload <= '0';
                                  alu select <= "000";
                 trload <= '0';
                                  irload <= '1'; rload
                                                                    '0';
                zload <= '0';
acload <= '0';
                 pcbus <= '0';
                                  drhbus <= '0'; drlbus</pre>
                                                                    '0';
                                                              <=
trbus <= '0';
                 rbus <= '0';
                                  membus <= '1';
                                  acinc <= '0';
                                                                    '0';
                 acbus <= '0';
                                                   accl
en_read <= '1'; en_write <= '0';
                                      write_tmp <= '0';</pre>
            when fetch3 \Rightarrow
                                  -- ar<-pc
                 arload <= '1'; arinc <= '0';
                                                                    '0';
                                                   pcload
                                  alu select <= "000";
pcinc <= '0';
                 drload <= '0';
                 trload <= '0';
                                  irload <= '0'; rload
                                                                    '0';
acload <= '0';
                zload <= '0';
                 pcbus <= '1';
                                  drhbus <= '0'; drlbus</pre>
                                                                    '0':
                                                             <=
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                                   '0';
                                                   acc1
en_read <= '1'; en_write <= '0';
                                      write_tmp <= '0';</pre>
                                  -- do nothing
            when nop1 \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                                    '0';
                                                             <=
                                                   pcload
pcinc <= '0';
                 drload <= '0';
                 trload <= '0';
                                 irload <= '0'; rload
                                                                   '0';
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                 drhbus <= '0'; drlbus
                                                                   '0':
                                                             <=
```

```
trbus <= '0';
                rbus <= '0';
                                 membus <= '0';
                                                                  '0';
                acbus <= '0';
                                 acinc <= '0';
                                                accl
                                     write_tmp <= '0';</pre>
en_read <= '1'; en_write <= '0';
            when 1dac1 =>
                                 -- dr<-M
                                              pc++
                arload <= '0';
                                 arinc <= '1'; pcload
                                                                  '0';
                                                            \leq =
pcinc <= '1';
                drload <= '1';
                                 alu_select <= "000";
                                                                  0':
                trload <= '0';
                                 irload <= '0'; rload
acload <= '0';
                zload <= '0';
                pcbus <= '0';
                                 drhbus <= '0'; drlbus
                                                                  '0':
                rbus <= '0';
trbus <= '0';
                                 membus <= '1';
                                                                  '0';
                acbus <= '0';
                                 acinc <= '0';
                                                  acc1
en read <= '1'; en write <= '0';
                                     write tmp <= '0';
                                 -- tr<-dr dr<-M pc++
            when 1dac2 \Rightarrow
                arload <= '0'; arinc <= '0'; pcload
                                                                  '0';
                drload <= '1';
                                 alu_select <= "000";
pcinc <= '1';
                trload <= '1';
                                 irload <= '0'; rload</pre>
                                                                  '0';
acload <= '0';
                zload <= '0';
                pcbus <= '0';
                                 drhbus <= '0';
                                                  drlbus
                                                                  '0';
                rbus <= '0';
trbus <= '0';
                                 membus <= '1';
                acbus <= '0';
                                 acinc <= '0';
                                                                  '0';
                                                  acc1
en read <= '1'; en write <= '0';
                                    write tmp <= '0';</pre>
            when 1dac3 \Rightarrow
                                 -- ar<-dr&tr
                arload <= '1'; arinc <= '0';
                                                  pcload
                                                                  '0';
pcinc <= '0';
                drload <= '0';
                                 alu_select <= "000";
                trload <= '0';
                                 irload <= '0'; rload</pre>
                                                                  '0';
acload <= '0';
                zload <= '0';
                pcbus <= '0';
                                 drhbus <= '1';
                                                  drlbus
                                                                  '0';
trbus <= '1';
                rbus <= '0';
                                 membus <= '0';
                acbus <= '0';
                                 acinc <= '0';
                                                  acc1
                                                                  '0';
en read <= '1'; en write <= '0';
                                     write tmp <= '0';
            when 1dac4 = >
                                 -- dr<-M
                arload <= '0'; arinc <= '0';
                                                                  '0';
                                                  pcload
pcinc <= '0';
                drload <= '1';
                                 alu select <= "000";
                trload <= '0';
                                 irload <= '0'; rload</pre>
                                                                  '0';
acload <= '0';
                zload <= '0';
                pcbus <= '0';
                                 drhbus <= '0';
                                                                  '0';
                                                  drlbus
                                                            \langle =
trbus <= '0';
                rbus <= '0';
                                 membus <= '1';
                acbus <= '0';
                                 acinc <= '0';
                                                                  '0';
                                                  accl
en_read <= '1'; en_write <= '0';
            when 1dac5 \Rightarrow
                                 -- ac<-dr
                arload <= '0'; arinc <= '0';
                                                  pcload
                                                                  '0';
pcinc <= '0';
                drload <= '0';
                                 alu select <= "000";
                trload <= '0'; irload <= '0'; rload
                                                                  '0';
acload <= '1'; zload <= '0';
```

```
pcbus <= '0';
                                  drhbus <= '0';
                                                   drlbus
                                                                    '1';
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                                                                    '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                   acc1
en read <= '1'; en write <= '0';
            when stac1 \Rightarrow
                                  -- dr<-M
                                            pc++
                 arload <= '0'; arinc <= '1'; pcload</pre>
                                                              <=
                                                                    '0';
                                  alu select <= "000";
pcinc <= '1';
                 drload <= '1';
                 trload <= '0';
                                  irload <= '0'; rload</pre>
                                                                    '0';
                                                             <=
acload <= '0':
                 zload <= '0';
                 pcbus <= '0';
                                  drhbus <= '0'; drlbus
                                                                    '0';
trbus <= '0';
                 rbus <= '0';
                                  membus <= '1';
                 acbus <= '0';
                                  acinc <= '0';
                                                                    '0';
                                                   acc1
                                     write_tmp <= '0';</pre>
en_read <= '1'; en_write <= '0';
            when stac2 \Rightarrow
                                  -- tr<-dr dr<-M pc++
                 arload <= '0';
                                  arinc <= '0';
                                                   pcload
                                                                    '0';
                                                              <=
                 drload <= '1';
                                  alu select <= "000";
pcinc <= '1';
                 trload <= '1';
                                  irload <= '0'; rload</pre>
                                                                    '0';
acload \leq '0';
                 zload <= '0';
                                  drhbus <= '0';
                                                                    '0';
                 pcbus <= '0';
                                                   drlbus
                                                              \langle =
trbus <= '0';
                 rbus <= '0';
                                  membus <= '1';
                                                                    '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                   acc1
en_read <= '1'; en_write <= '0';
                                      write_tmp <= '0';</pre>
            when stac3 = >
                                  -- ar<-dr&tr
                 arload <= '1'; arinc <= '0';
                                                                    '0';
                                                   pcload
                                                              \langle =
                                  alu select <= "000";
pcinc <= '0';
                 drload <= '0';
                 trload <= '0';
                                  irload <= '0'; rload
                                                                    '0';
acload <= '0';
                 zload <= '0';
                                                                    '0';
                 pcbus <= '0';
                                  drhbus <= '1';
                                                   drlbus
trbus <= '1';
                 rbus <= '0';
                                  membus <= '0';
                                                                    '0':
                 acbus <= '0';
                                  acinc <= '0';
                                                   acc1
en read <= '1'; en write <= '0';
                                    write_tmp <= '0';</pre>
            when stac4 \Rightarrow
                                  -- dr<-ac
                 arload <= '0';
                                 arinc <= '0';
                                                   pcload
                                                                    '0';
                                                              <=
pcinc <= '0';
                 drload <= '1';
                                  alu_select <= "000";
                 trload <= '0';
                                  irload <= '0'; rload</pre>
                                                                    '0':
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                                    '0';
                                                   drlbus
                                                              <=
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                                                                    '0';
                 acbus <= '1';
                                  acinc <= '0';
en_read <= '1'; en_write <= '0';
                                     write_tmp <= '0';</pre>
            when stac5 \Rightarrow
                                  -- M<-dr
                 arload <= '0'; arinc <= '0';
                                                   pcload
                                                                    '0';
                                                             <=
                 drload <= '0'; alu_select <= "000";</pre>
pcinc <= '0';
                 trload <= '0'; irload <= '0'; rload
                                                                    '0':
                                                             <=
```

```
acload <= '0'; zload <= '0';
                pcbus <= '0';
                                 drhbus <= '1';
                                                  drlbus
                                                                  '0';
trbus <= '0';
                rbus <= '0';
                                 membus <= '0';
                acbus <= '0';
                                 acinc <= '0';
                                                                  '0':
                                                  acc1
en read <= '0'; en write <= '1';
                                    write_tmp <= '1';</pre>
            when mvac1 = >
                                  -- r<-ac
                                                                  '0';
                arload <= '0';
                                 arinc <= '0';
                                                  pcload
pcinc <= '0';
                drload <= '0';
                                 alu_select <= "000";
                trload <= '0';
                                 irload <= '0'; rload
                                                                  '1':
acload <= '0';
                z1oad \le '0';
                pcbus <= '0';
                                 drhbus <= '0';
                                                  drlbus
                                                                  '0';
trbus <= '0';
                                 membus <= '0';
                rbus <= '0';
                acbus <= '1';
                                 acinc <= '0';
                                                  acc1
                                                                  '0';
                                     write tmp <= '0';
en read <= '1'; en write <= '0';
            when movr1 = >
                                 -- ac<-r
                                                                  '0';
                arload <= '0';
                                 arinc <= '0';
                                                  pcload
pcinc <= '0';
                drload <= '0';
                                 alu select <= "000";
                trload <= '0';
                                 irload <= '0'; rload</pre>
                                                                  '0';
                zload <= '0';
acload <= '1';
                pcbus <= '0';
                                 drhbus <= '0';
                                                                   '0';
                                                  drlbus
                                                             <=
trbus <= '0';
                rbus <= '1';
                                 membus <= '0';
                acbus <= '0';
                                 acinc <= '0'; acc1</pre>
                                                                  '0';
en_read <= '1'; en_write <= '0';
                                     write_tmp <= '0';</pre>
            when jump1 = >
                                  -- dr<-M
                                              ar++
                arload <= '0';
                                 arinc <= '1';
                                                                  '0';
                                                  pcload
pcinc <= '0';
                drload <= '1';
                                 alu select <= "000";
                trload <= '0';
                                 irload <= '0'; rload</pre>
                                                                  '0';
acload <= '0';
                zload <= '0';
                pcbus <= '0';
                                 drhbus <= '0';
                                                  drlbus
                                                             \langle =
                                                                  '0';
trbus <= '0';
                rbus <= '0';
                                 membus <= '1';
                acbus <= '0';
                                 acinc <= '0';
                                                                  '0';
                                                  accl
en read <= '1'; en write <= '0';
                                     write tmp <= '0';
            when jump2 \Rightarrow
                                 -- tr<-dr dr<-M
                                                                  '0';
                arload <= '0';
                                 arinc <= '0';
                                                  pcload
pcinc <= '0';
                drload <= '1';
                                 alu select <= "000";
                trload <= '1';
                                 irload <= '0'; rload
                                                                  '0';
acload <= '0';
                zload <= '0';
                pcbus <= '0';
                                 drhbus <= '0';
                                                                  '0';
                                                  drlbus
trbus <= '0';
                rbus <= '0';
                                 membus <= '1';
                                 acinc <= '0';
                                                                  '0':
                acbus <= '0';
                                                  acc1
en_read <= '1'; en_write <= '0';
                                    write_tmp <= '0';</pre>
            when jump3 \Rightarrow
                                  --pc<-dr&tr;
                arload <= '0'; arinc <= '0';
                                                                  '1';
                                                  pcload
                drload <= '0'; alu select <= "000";
pcinc <= '0';
```

```
trload <= '0';
                                 irload <= '0'; rload
                                                                    '0';
                                                              \langle =
acload <= '0';
                 z1oad \le '0';
                                   drhbus <= '1';
                                                    drlbus
                                                                     '0';
                 pcbus <= '0';
                                                              \langle =
trbus <= '1';
                 rbus <= '0';
                                  membus <= '0';
                                                                     '0';
                 acbus <= '0';
                                   acinc <= '0';
                                                    accl
en_read <= '1'; en_write <= '0';
                                      write_tmp <= '0';</pre>
            when jmpzn1 = >
                                   -- pc++
                 arload <= '0';
                                  arinc <= '0';
                                                                     '0';
                                                    pcload
                                                              <=
                                  alu select <= "000";
pcinc <= '1':
                 drload <= '0';
                                                                     '0';
                 trload <= '0';
                                   irload <= '0'; rload</pre>
                                                              \langle =
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                   drhbus <= '0';
                                                                     '0';
                                                    drlbus
trbus <= '0';
                 rbus <= '0';
                                   membus <= '0';
                                   acinc <= '0';
                                                                    '0':
                 acbus <= '0';
                                                    acc1
                                                              <=
en_read <= '1'; en_write <= '0';
            when jmpzn2 = >
                                   -- pc++
                 arload <= '0'; arinc <= '0';
                                                    pcload
                                                              <=
                                                                     '0';
pcinc <= '1';
                 drload <= '0';
                                  alu select <= "000";
                                                                    '0';
                 trload <= '0';
                                  irload <= '0'; rload
                                                              \leq =
acload <= '0';
                 zload <= '0';
                                   drhbus <= '0';
                                                                    '0';
                 pcbus <= '0';
                                                    drlbus
                                                              <=
trbus <= '0';
                 rbus <= '0';
                                   membus <= '0';
                                                                     '0':
                 acbus <= '0';
                                   acinc <= '0';
                                      write_tmp <= '0';</pre>
en_read <= '1'; en_write <= '0';
            when jpnzn1 =>
                                   -- pc++
                 arload <= '0';
                                  arinc <= '0';
                                                                     '0';
                                                    pcload
                                                              <=
pcinc <= '1';
                 drload <= '0';
                                  alu select <= "000";
                                                                     '0';
                 trload <= '0';
                                   irload <= '0'; rload</pre>
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                   drhbus <= '0';
                                                    drlbus
                                                                     '0':
                                                              \langle =
trbus <= '0';
                 rbus <= '0';
                                   membus <= '0';
                                   acinc <= '0';
                                                                    '0';
                 acbus <= '0';
                                                    acc1
                                                              <=
en read <= '1'; en write <= '0';
                                      write tmp <= '0';</pre>
            when jpnzn2 \Rightarrow
                                   -- pc++
                 arload <= '0'; arinc <= '0';
                                                                     '0':
                                                    pcload
                                                              \langle =
pcinc <= '1';
                 drload <= '0';
                                  alu select <= "000";
                 trload <= '0';
                                  irload <= '0'; rload</pre>
                                                                     '0';
                                                              \langle =
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                   drhbus <= '0';
                                                                    '0';
                                                    drlbus
                                                              \leq =
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                    acc1
                                                                    '0';
en read <= '1'; en write <= '0';
                                      write tmp <= '0';
            when jmpzy1 \Rightarrow
                                  -- dr<-M
                 arload <= '0'; arinc <= '1';
                                                                    '0';
                                                  pcload
                                                              <=
```

```
drload <= '1'; alu select <= "000";
pcinc <= '0';
                                                                    '0';
                 trload <= '0';
                                  irload <= '0'; rload</pre>
                                                             <=
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                  drhbus <= '0'; drlbus</pre>
                                                                    '0';
                                                              <=
trbus <= '0';
                 rbus <= '0';
                                  membus <= '1';
                 acbus <= '0';
                                  acinc <= '0';
                                                   acc1
                                                                    '0';
en read <= '1'; en write <= '0';
                                      write tmp <= '0';
            when jmpzy2 \Rightarrow
                                  -- tr<-dr dr<-M
                 arload <= '0'; arinc <= '0';
                                                   pcload
                                                                    '0':
                                  alu_select <= "000";
pcinc <= '0';
                 drload <= '1';
                 trload <= '1';
                                  irload <= '0'; rload
                                                                    '0';
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                   drlbus
                                                              <=
                                                                    '0';
                 rbus <= '0';
trbus <= '0';
                                  membus <= '1';
                                                                    '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                             <=
                                                   acc1
en read <= '1'; en write <= '0';
                                      write tmp <= '0';
            when jmpzy3 = >
                                  -- pc<-dr&tr;
                 arload <= '0';
                                  arinc <= '0';
                                                   pcload
                                                                    '1';
                                  alu select <= "000";
pcinc <= '0';
                 drload <= '0';
                 trload <= '0';
                                  irload <= '0'; rload</pre>
                                                                    '0';
                                                             <=
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                  drhbus <= '1'; drlbus</pre>
                                                                    '0';
                                                              <=
trbus <= '1';
                 rbus <= '0';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                             <=
                                                                    '0';
                                                   acc1
en read <= '1'; en write <= '0';
                                      write tmp <= '0';
                                  -- dr<-M
            when jpnzy1 \Rightarrow
                                               ar++
                 arload <= '0'; arinc <= '1';
                                                   pcload
                                                                    '0';
                 drload <= '1';
                                  alu select <= "000";
pcinc <= '0';
                 trload <= '0';
                                  irload <= '0'; rload</pre>
                                                                    '0';
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                  drhbus <= '0'; drlbus</pre>
                                                                    '0';
                                                              <=
trbus <= '0';
                 rbus <= '0';
                                  membus <= '1';
                                                                    '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                  accl
en_read <= '1'; en_write <= '0';
                                      write_tmp <= '0';</pre>
            when jpnzy2 \Rightarrow
                                  -- tr<-dr
                                               dr<-M
                 arload <= '0';
                                  arinc <= '0';
                                                  pcload
                                                                    '0';
                                                              \langle =
pcinc <= '0';
                 drload <= '1';
                                  alu_select <= "000";
                                  irload <= '0'; rload</pre>
                                                                    '0';
                 trload <= '1';
                                                             \langle =
acload <= '0';
                 zload <= '0';
                                  drhbus <= '0'; drlbus</pre>
                                                                    '0':
                 pcbus <= '0';
                                                              <=
trbus <= '0';
                 rbus <= '0';
                                  membus <= '1';
                                                                    '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                   acc1
                                                             <=
en_read <= '1'; en_write <= '0';
                                      write tmp <= '0';</pre>
            when jpnzy3 = >
                                  -- pc<-dr&tr;
```


```
arload <= '0'; arinc <= '0';
                                                   pcload
                                                                   '1';
                                                              <=
pcinc <= '0';
                 drload <= '0';
                                  alu select <= "000";
                                                                    '0';
                 trload <= '0';
                                 irload <= '0'; rload
                                                             \langle =
acload <= '0';
                 zload <= '0';
                                  drhbus <= '1';
                                                                    '0';
                 pcbus <= '0';
                                                   drlbus
trbus <= '1';
                 rbus <= '0';
                                  membus <= '0';
                                  acinc <= '0';
                                                                    '0':
                 acbus <= '0';
                                                   acc1
en_read <= '1'; en_write <= '0';
                                     write_tmp <= '0';</pre>
            when add1 \Rightarrow
                                                                    '0';
                 arload <= '0'; arinc <= '0';
                                                   pcload
                                                              \langle =
pcinc <= '0';
                 drload <= '0';
                                  alu select <= "001";
                 trload <= '0';
                                  irload <= '0'; rload</pre>
                                                                    '0';
acload <= '1';
                 zload <= '1';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                                    '0':
                                                   drlbus
                                                              \langle =
trbus <= '0';
                 rbus <= '1';
                                  membus <= '0';
                                                                    '0':
                 acbus <= '0';
                                  acinc <= '0';
en read <= '1'; en write <= '0';
                                      write tmp <= '0';
            when sub1 \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                                    '0';
                                                   pcload
                                                              \langle =
pcinc <= '0';
                 drload <= '0';
                                  alu_select <= "010";
                                                                    '0';
                 trload <= '0';
                                  irload <= '0'; rload
acload <= '1';
                zload <= '1';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                   drlbus
                                                                    '0';
trbus <= '0';
                 rbus <= '1';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                                    '0';
                                                   acc1
                                                             <=
en read <= '1'; en write <= '0';
                                      write_tmp <= '0';</pre>
            when inac1 \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                                    '0';
                                                   pcload
pcinc <= '0';
                 drload <= '0';
                                  alu select <= "000";
                 trload <= '0';
                                  irload <= '0'; rload</pre>
                                                                    '0':
acload <= '0';
                 zload <= '1';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                   drlbus
                                                                    '0';
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                                  acinc <= '1';
                 acbus <= '0';
                                                   acc1
                                                                    '0';
en_read <= '1'; en_write <= '0';
                                      write tmp <= '0';
            when clac1 \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                                    '0';
                                                   pcload
                                                              <=
                 drload <= '0';
                                  alu select <= "000";
pcinc <= '0';
                 trload <= '0';
                                 irload <= '0'; rload</pre>
                                                                    '0';
acload <= '0';
                 zload <= '1';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                   drlbus
                                                                    '0';
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                                    11:
                                                   acc1
en read <= '1'; en write <= '0'; write tmp <= '0';
```

```
when and 1 \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                   pcload
                                                                   '0';
pcinc <= '0';
                 drload <= '0';
                                 alu_select <= "011";
                 trload <= '0';
                                 irload <= '0'; rload
                                                                   '0';
                                                             <=
acload <= '1';
                zload <= '0';
                                                                   '0';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                   drlbus
                                                             <=
trbus <= '0';
                 rbus <= '1';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                            <=
                                                                   '0';
                                                   acc1
en read <= '1'; en write <= '0';
                                      write tmp <= '0';
            when or1 \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                   pcload
                                                                   '0';
pcinc <= '0';
                 drload <= '0';
                                 alu select <= "100";
                 trload <= '0';
                                 irload <= '0'; rload
                                                             <=
                                                                   '0';
acload <= '1';
                zload <= '1';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                                   '0';
                                                   drlbus
                                                             \langle =
trbus <= '0';
                 rbus <= '1';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                            <=
                                                                   '0':
                                                   acc1
en read <= '1'; en write <= '0';
                                      write tmp <= '0';
            when xor1 \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                                   '0';
                                                   pcload
                                                             <=
pcinc <= '0';
                 drload <= '0';
                                 alu select <= "101";
                 trload <= '0';
                                 irload <= '0'; rload
                                                                   '0';
acload <= '1';
                zload <= '1';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                   drlbus
                                                                   '0';
                                                             \langle =
trbus <= '0';
                rbus <= '1';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                                   '0';
                                                   acc1
en_read <= '1'; en_write <= '0';
                                      write tmp <= '0';
            when not1 \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                   pcload
                                                                   '0';
pcinc <= '0';
                 drload <= '0';
                                 alu select <= "110";
                 trload <= '0';
                                 irload <= '0'; rload
                                                                   '0';
acload <= '1';
                zload <= '1';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                                   '0';
                                                   drlbus
                                                             <=
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                                   '0':
                                                   acc1
                                                            <=
en_read <= '1'; en_write <= '0';
                                     write_tmp <= '0';</pre>
            when others \Rightarrow
                 arload <= '0'; arinc <= '0';
                                                                   '0';
                                                   pcload
                 drload <= '0';
pcinc <= '0';
                 trload <= '0';
                                 irload <= '0'; rload
                                                                   '0':
acload <= '0';
                 zload <= '0';
                 pcbus <= '0';
                                  drhbus <= '0';
                                                   drlbus
                                                             <=
                                                                   '0';
trbus <= '0';
                 rbus <= '0';
                                  membus <= '0';
                 acbus <= '0';
                                  acinc <= '0';
                                                                   '0':
                                                            <=
                                                   acc1
```

```
en read <= '0'; en write <= '0';
                                      write tmp <= '0';
            end case:
        end process control_signal;
    end;
В.
   rsisa.vhdl
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee. numeric std. all;
    package rsisa is
        -- RS prefix is used to avoid tautonym such like AND, OR, XOR, NOT
        constant RSNOP: std_logic_vector(7 downto 0) := "00000000";
        constant RSLDAC: std logic vector (7 downto 0) := "00000001";
        constant RSSTAC: std_logic_vector(7 downto 0) := "00000010";
        constant RSMVAC: std_logic_vector(7 downto 0) := "00000011";
        constant RSMOVR: std_logic_vector(7 downto 0) := "00000100";
        constant RSJUMP: std_logic_vector(7 downto 0) := "00000101";
        constant RSJMPZ: std logic vector (7 downto 0) := "00000110";
        constant RSJPNZ: std_logic_vector(7 downto 0) := "00000111";
        constant RSADD: std_logic_vector(7 downto 0) := "00001000";
        constant RSSUB: std logic vector(7 downto 0) := "00001001";
        constant RSINAC: std_logic_vector(7 downto 0) := "00001010";
        constant RSCLAC: std_logic_vector(7 downto 0) := "00001011";
        constant RSAND: std logic vector(7 downto 0) := "00001100";
        constant RSOR: std_logic_vector(7 downto 0) := "00001101";
        constant RSXOR: std logic vector(7 downto 0) := "00001110";
        constant RSNOT: std_logic_vector(7 downto 0) := "00001111";
    end package;
   rsmem. vhdl
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric std.all;
    use work.rsisa.all;
    entity rsmem is
        port (
                clk: in std logic;
                reset: in std_logic;
```

```
addrbus: in std_logic_vector(15 downto 0);
                  databus: inout std logic vector(7 downto 0);
                  en_read: in std_logic;
                  en write: in std logic
              );
    end entity;
    architecture rsmem_behav of rsmem is
         signal addr: std logic vector(15 downto 0);
         type memtype is array(natural range<>) of std_logic_vector(7
downto 0);
         constant total_addr : integer := 29;
         constant i addr : integer := 30;
         constant n_addr : integer := 31;
         constant loop_addr : integer := 7;
         signal memdata: memtype (4095 downto 0) := (
         0 \Rightarrow RSCLAC,
         1 \Rightarrow RSSTAC,
         2 => std logic vector(to unsigned(total addr, 8)),
         3 = X''00'',
         4 \Rightarrow RSSTAC
         5 => std_logic_vector(to_unsigned(i_addr, 8)),
         6 \Rightarrow X''00'',
         7 \Rightarrow RSLDAC, --1oop
         8 => std_logic_vector(to_unsigned(i_addr, 8)),
         9 \Rightarrow X''00'',
         10 \Rightarrow RSINAC,
         11 \Rightarrow RSSTAC,
         12 => std_logic_vector(to_unsigned(i_addr, 8)),
         13 \Rightarrow X''00'',
         14 \Rightarrow RSMVAC,
         15 => RSLDAC,
         16 => std_logic_vector(to_unsigned(total_addr, 8)),
         17 \Rightarrow X''00'',
         18 \Rightarrow RSADD,
         19 \Rightarrow RSSTAC,
         20 => std_logic_vector(to_unsigned(total_addr, 8)),
         21 \Rightarrow X''00''
         22 => RSLDAC,
         23 => std logic vector(to unsigned(n addr, 8)),
         24 \Rightarrow X''00'',
         25 => RSSUB,
```

```
26 \Rightarrow RSJPNZ,
        27 => std_logic_vector(to_unsigned(loop_addr, 8)),
        28 \Rightarrow X''00'',
        29 => X"00", -- total
        30 \Rightarrow X''00'', -- i
        31 \Rightarrow X''04'', -- n
        others => RSNOP
    );
    begin
        -- The process takes addrbus and read/write signals at first,
        -- then at the next clock does the data transmission.
        for_clk : process(clk)
        begin
             if(falling_edge(clk)) then
                 if(reset='1') then
                      addr <= (others=>'0');
                 else
                      addr <= addrbus;</pre>
                 end if;
                 if(en_write='1') then
                      memdata(to integer(unsigned(addr))) <= databus;</pre>
                 end if;
             end if;
        end process;
        databus <= memdata(to_integer(unsigned(addr))) when (en_read='1')</pre>
else "ZZZZZZZZ";
    end architecture;
   rcomp.bdf
```



五、测试结果

