CPU设计汇报

湛林莉 智能1601 201608010324

相对简单CPU的设计需求:

- 皿、地址总线16位,数据总线8位
- ②、有一个8位累加寄存器AC,一个8位通用寄存器R,一个1位的零标志
- ☑、有一个16位AR寄存器,一个16位程序 计数器PC,一个8位数据寄存器DR,一个 8位指令寄存器IR,一个8位临时寄存器 TR
- 四、有16条指令,每条指令1个或3个字节, 其中操作码8位。3字节的指令有16位的 地址

相对简单CPU的设计思路:

- □ 指令执行过程分为取指、译码、执行三个阶段
 - 2. 取指包括三个状态,FETCH1,FETCH2, FETCH3
- 3. 译码体现为从FETCH3状态到各指令执行状态序列的第一个状态
 - 4. 执行根据指令的具体操作分为若干状态
 - 5. 执行的最后一个状态转移到FETCH1状态
- 6. 控制器根据每个状态需要完成的操作产生相应的控制信号

指令	指令码	操作
NOP	0000 0000	无
LDAC	0000 0001 Γ	AC←M[Γ]
STAC	0000 0010 Γ	M[Γ]←AC
MVAC	0000 0011	R←AC
MOVR	0000 0100	AC←R
JUMP	0000 0101 Γ	GOTO Γ
JMPZ	0000 0110 Γ	IF (Z=1) THEN GOTO Γ
JPNZ	0000 0111 Г	IF (Z=0) THEN GOTO Γ

指令码:

ADD	0000 1000	AC←AC+R, IF (AC+R=0) THEN Z←1 ELSE Z←0
SUB	0000 1001	AC←AC−R, IF (AC−R=0) THEN Z←1 ELSE Z←0
INAC	0000 1010	AC \leftarrow AC $+1$, IF (AC $+1=0$) THEN Z \leftarrow 1 ELSE Z \leftarrow 0
CLAC	0000 1011	AC←0, Z←1
AND	0000 1100	AC \leftarrow AC \land R, IF (AC \land R=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0
OR	0000 1101	AC←AC∨R, IF (AC∨R=0) THEN Z←1 ELSE Z←0
XOR	0000 1110	AC \leftarrow AC \oplus R, IF (AC \oplus R=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0
NOT	0000 1111	AC \leftarrow AC', IF (AC'=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0

各指令对应的具体状态(每个状态对应一个时钟周期): STAC指令执行的是与LDAC完全相反的操作。

取指令和译码

FETCH1: AR←PC

FETCH2: DR \leftarrow M, PC \leftarrow PC \pm 1

FETCH3: IR←DR, AR←PC

LDAC指令

第一个状态:

LDAC1: DR \leftarrow M, PC \leftarrow PC \pm 1, AR \leftarrow AR \pm 1

第二个状态:

LDAC2: TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC+1

LDAC3: AR←DR, TR

LDAC4: DR←M

LDAC5: AC←DR

STAC1: DR \leftarrow M, PC \leftarrow PC+1, AR \leftarrow AR+1

STAC2: TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC \pm 1

STAC3: AR←DR, TR

STAC4: DR←AC

STAC5: M←DR

MVAC和MOVR指令

MVAC1: $\mathbf{R} \leftarrow \mathbf{AC}$

MOVR1: AC←R

JUMP指令

JUMP1: DR \leftarrow M, AR \leftarrow AR+1

JUMP2: $TR \leftarrow DR$, $DR \leftarrow M$

JUMP3: PC←DR, TR

JMPZ和JPNZ

指令

JMPZ指令的状态:

JMPZY1: DR \leftarrow M, AR \leftarrow AR+1

JMPZY2: TR←DR, DR←M

JMPZY3: PC←DR, TR

JMPZN1: PC←PC+1

JMPZN2: PC←PC+1

PNZ指令的状态:

JPNZY1: DR \leftarrow M, AR \leftarrow AR+1

JPNZY2: TR←DR, DR←M

JPNZY3: PC←DR, TR

PNZN1: $PC \leftarrow PC + 1$

JPNZN2: PC←PC+1

其余的指令都是在一个状态内完成的。

ADD1: $AC \leftarrow AC + R$, IF (AC + R = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

SUB1: $AC \leftarrow AC - R$, IF (AC - R = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

INAC1: $AC \leftarrow AC + 1$, IF (AC + 1 = 0) THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

CLAC1: $AC \leftarrow 0$, $Z \leftarrow 1$

AND1: AC \leftarrow AC \land R, IF (AC \land R=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0

OR1: AC \leftarrow AC \lor R, IF (AC \lor R=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0

XOR1: $AC \leftarrow AC \oplus R$, IF $(AC \oplus R = 0)$ THEN $Z \leftarrow 1$ ELSE $Z \leftarrow 0$

NOT1: AC \leftarrow AC', IF (AC'=0) THEN Z \leftarrow 1 ELSE Z \leftarrow 0


为每个具体的指令状态设计指令译码:

存在的问题及解决方法:

对于FETCH3状态对应的操作为"ir<--dr; ar<--pc",也就是说在这个过程中需要打开dr_bus和pc_bus;若在同一个时钟周期执行该过程,则有两个数据(寄存器PC和DR的值)进入总线,会引起数据的混乱,所以我就把原来的FETCH3分成了FETCH3和FETCH4两个状态

```
constant fetchl:
                    std logic vector(5 downto 0) := "0000000";-
                    std logic vector(5 downto 0) := "000001";-
constant fetch2:
                    std logic vector(5 downto 0) := "000010";-
constant fetch3:
                    std logic vector(5 downto 0) := "000011";-
constant fetch4:
                    std logic vector(5 downto 0) := "000100";-
constant clac1:
                    std logic vector(5 downto 0) := "000101";-
constant inacl:
                    std logic vector(5 downto 0) := "000110";-
constant addl:
                    std logic vector(5 downto 0) := "000111";-
constant subl:
                    std logic vector(5 downto 0) := "001000";-
constant andl:
                    std logic vector(5 downto 0) := "001001";-
constant orl:
                    std logic vector(5 downto 0) := "001010";-
constant xorl:
                    std logic vector(5 downto 0) := "001011";-
constant not1:
                    std logic vector(5 downto 0) := "001100";-
constant mwac1:
                    std logic vector(5 downto 0) := "001101";-
constant movrl:
                    std logic vector(5 downto 0) := "001110";-
constant ldac1:
                    std logic vector(5 downto 0) := "001111";-
constant ldac2:
                    std logic vector(5 downto 0) := "010000";-
constant ldac3:
                    std logic vector(5 downto 0) := "010001";-
constant ldac4:
                    std logic vector(5 downto 0) := "010010";-
constant ldac5:
                    std logic vector(5 downto 0) := "010011";-
constant stacl:
                    std logic vector(5 downto 0) := "010100";-
constant stac2:
                    std logic vector(5 downto 0) := "010101";-
constant stac3:
                    std logic vector(5 downto 0) := "010110";-
constant stac4:
                    std logic vector(5 downto 0) := "010111";-
constant stac5:
```

```
std logic vector(5 downto 0) := "011000";-
constant jumpl:
                    std logic vector(5 downto 0) := "011001";-
constant jump2:
                    std logic vector(5 downto 0) := "011010";-
constant jump3:
constant jmpzyl:
                    std logic vector(5 downto 0) := "011011";-
                    std logic vector(5 downto 0) := "011100";-
constant jmpzy2:
constant jmpzy3:
                    std logic vector(5 downto 0) := "011101";-
                    std logic vector(5 downto 0) := "011110";-
constant jmpznl:
                    std logic vector(5 downto 0) := "011111";-
constant jmpzn2:
constant jpnzyl:
                    std logic vector(5 downto 0) := "100000";-
constant jpnzy2:
                    std logic vector(5 downto 0) := "100001";-
                    std logic vector(5 downto 0) := "100010";-
constant jpnzy3:
                    std logic vector(5 downto 0) := "100011";-
constant jpnznl:
                    std logic vector(5 downto 0) := "100100";-
constant jpnzn2:
constant nopl: std logic vector(5 downto 0) :="1111111"; -- no op
```




状态图:

根据状态图设计从当前状态变化到下一个状态的选择过程:

```
elsif(state=ldac4)
                                                                  then
                                                                           nextstate<=ldac5;
                                              elsif(state=ldac5)
                                                                  then
                                                                           nextstate<=fetch1;
                                              --store
-- generate control signals for each st
                                              elsif(state=stacl)
                                                                                                    :RSJPNZ)
                                                                                                                 then
                                                                  then
                                                                           nextstate<=stac2;
for nextstate: process(state, ir, z)
                                              elsif(state=stac2)
                                                                  then
                                                                           nextstate<=stac3:
                                                                                                    :'0')
                                                                                                            then
begin
                                              elsif(state=stac3)
                                                                  then
                                                                           nextstate<=stac4:
                                                                                                    lextstate<=jpnzvl;</pre>
                                              elsif(state=stac4)
                                                                  then
                                                                           nextstate<=stac5;
    if(state=fetch1)
                         then
                                 nextsta
                                              elsif(state=stac5)
                                                                           nextstate<=fetchl;
                                                                  then
                                                                                                    lextstate<=jpnzn1;</pre>
    elsif(state=fetch2)
                         then
                                 nextsta
                                              --jmp
                                                                                                    f;
    elsif(state=fetch3) then
                                 nextsta
                                              elsif(state=jumpl)
                                                                  then
                                                                           nextstate<=jump2;
    elsif(state=fetch4) then
                                                                          nextstate<=jump3;
                                              elsif(state=jump2)
                                                                  then
                                                                                                    extstate<=fetch1:
                             then
        if(ir=RSCLAC)
                                     nex
                                                                           nextstate<=fetch1;
                                              elsif(state=jump3)
                                                                  then
        elsif(ir=RSINAC)
                             then
                                     nex
                                              --impz
        elsif(ir=RSADD)
                             then
                                     nex
                                              elsif(state=jmpzyl) then
                                                                           nextstate<=jmpzy2;
        elsif(ir=RSSUB)
                             then
                                     nex
                                             elsif(state=jmpzv2) then
                                                                          nextstate<=jmpzv3;
                                                                                                    :1)
                                                                                                            then
                                                                                                                     nextstate<=fetch1;
        elsif(ir=RSAND)
                             then
                                     nex
                                             elsif(state=jmpzy3) then
                                                                           nextstate<=fetch1;
                                                                                                                     nextstate<=fetch1;
        elsif(ir=RSOR)
                                                                                                    nacl)
                                                                                                            then
                             then
                                     nex
                                              elsif(state=jmpznl) then
                                                                           nextstate<=impzn2;
        elsif(ir=RSXOR)
                             then
                                     nex
                                             elsif(state=jmpzn2) then
                                                                           nextstate<=fetch1;
        elsif(ir=RSNOT)
                                                                                                    (dd1)
                             then
                                                                                                            then
                                                                                                                     nextstate<=fetch1;
                                     nex
                                             --jpnz
        elsif(ir=RSMVAC)
                             then
                                     nex
                                              elsif(state=jpnzyl) then
                                                                          nextstate<=jpnzy2;
                                                                                                    ub1)
                                                                                                            then
                                                                                                                     nextstate<=fetch1;
        elsif(ir=RSMOVR)
                             then
                                     nex
                                             elsif(state=jpnzy2) then
                                                                          nextstate<=jpnzy3;
                                                                                                    nd1)
                                                                                                            then
                                                                                                                     nextstate<=fetch1;
        elsif(ir=RSLDAC)
                             then
                                     nex
                                              elsif(state=jpnzy3) then
                                                                           nextstate<=fetchl:
                                                                                                    r1)
                                                                                                            then
                                                                                                                     nextstate<=fetch1;
        elsif(ir=RSSTAC)
                             then
                                             elsif(state=ipnznl) then
                                                                          nextstate<=ipnzn2;
                                     nex
                                                                                                    corl)
                                                                                                            then
                                                                                                                     nextstate<=fetch1:
        elsif(ir=RSJUMP)
                             then
                                             elsif(state=jpnzn2) then
                                     nex
                                                                           nextstate<=fetch1;
                                                                                                                     nextstate<=fetch1;
                                                                                                    ot1)
                                                                                                            then
        elsif(ir=RSJMPZ)
                             then
                                              end if:
                                                                                                    wac1)
                                                                                                            then
                                                                                                                     nextstate<=fetch1:
            if(z='1')
                         then
                                                                                                            then
                                                                                                                     nextstate<=fetch1:
                                                                                                    novr1)
                nextstate<=jmpzyl;
                                         end process for nextstate;
            else
                                                                                      elsif(state=ldacl)
                                                                                                            then
                                                                                                                     nextstate<=ldac2;
                nextstate<=jmpznl;
                                                                                      elsif(state=ldac2)
                                                                                                            then
                                                                                                                     nextstate<=ldac3:
            end if:
                                                                                      elsif(state=ldac3)
                                                                                                                     nextstate<=ldac4:
                                                                                                            then
```

相对简单CPU设计图:



根据CPU设计图中的控制信号的值更新各个寄存器的值:

```
addrbus <= ar;
databus <= thebus(7 downto 0) when writel='1' else "ZZZZZZZZZ";
--the bus
                                when pcbus='1'
thebus<=pc
                                                     else
thebus<="00000000"&databus
                                when membus='1'
                                                     else
thebus<="00000000"&r
                                when rbus='1'
                                                     else
thebus<="00000000"&ac
                                when acbus='1'
                                                     else
thebus<=dr&tr
                                when (trbus='1' and drbus='1')
                                                                 else
thebus<="00000000"&dr
                                when (drbus='1' and trbus/='1')
                                                                     else
```

else

else--ac+R

else--ac-R

else--ac and R

else--ac or R

else--not ac

else--ac+1

else--ac=0

else--ac xor R

```
-- update pc, state and other registers
update regs: process(clk)
                                                                                                                                 when s="0000"
begin
                                                                                                                   downto 0))) when s="0001"
    if(rising edge(clk)) then
                                                                                                                   downto 0))) when s="0010"
       --update registers
                                                                                                                                 when s="0011"
       if(pcinc='l')
                       then pc = std logic vector(unsigned(pc) + 1); end if;
                       then ar <= std logic vector(unsigned(ar) + 1); end if;
                                                                                                                                 when s="0100"
       if(arinc='1')
       if(arload='1') then
                               ar<=thebus; end if;
                                                                                                                                 when s="0101"
                               dr<=thebus(7 downto 0); end if;
       if(drload='1') then
                                                                                                                                 when s="0110"
       if(irload='1') then
                              ir<=dr: end if:
                                                                                                                                 when s="0111"
        if(acload='l') then
                                                                                                                                 when s="1000"
           ac<=alu;
           if(s="0001" or s="0010" or s="011" or s="0100" or s="0101" or s="0110" or s
                                                                                        S[3..0]
                                                                                                      指令
                                                                                                                     运算
               if(alu="000000000") then z<='1';
               else
                       z<='0';
                                                                                                      直接传送
                                                                                                                     ALU=bus[7..0]
                                                                                        0000
               end if:
           end if;
                                                                                        0001
                                                                                                       ADD
                                                                                                                     AC+R
        end if:
        if(rload='l')
                       then
                              r<=thebus(7 downto 0); end if;
                                                                                                                     AC-R
                                                                                        0010
                                                                                                      SUB
       if(trload='l') then
                               tr<=dr; end if;
                               pc<=thebus; end if;
       if(pcload='1') then
                                                                                        0011
                                                                                                      AND
                                                                                                                     AC ^ R
                                                                                                                                   ALU=0 则 Z=1
        if(reset='1') then
           pc <= "00000000000000000";
                                                                                                                     ACIR
                                                                                        0100
                                                                                                       OR
           state <= fetch1;
        else
                                                                                                      XOR
                                                                                                                     AC 

R
                                                                                        0101
            state <= nextstate;
       end if:
                                                                                                                     ~AC
                                                                                        0110
                                                                                                      NOT
    end if;
```

0111

1000

INAC

CLAC

AC++

AC=0

根据不同状态值对应的操作打开或关闭相应的控制信号(部分截图):

```
-- generate control signals for each state
gen controls: process(state)
begin
    if(state=fetch1)
                      then --AR<-- PC
        arload<='1';pcbus<='1';pcinc<='0';drload<='0';membus<='0';irload<='0';--ar<=pc
        rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
    elsif(state=fetch2) then --DR<--M PC<--PC+1
        arload<='0';pcbus<='0';pcinc<='1';drload<='1';membus<='1';irload<='0';-- dr<=m pc<=pc+1
        rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='1';write1<='0';write<='0';pcload<='0';
    elsif(state=fetch3) then --IR<--DR
        arload<='0';pcbus<='0';pcinc<='0';drload<='0';membus<='0';irload<='1';--ir<=dr
        rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
    elsif(state=fetch4) then -- AR<--PC
        arload<='1':pcbus<='1':pcinc<='0':drload<='0':membus<='0':irload<='0':--ar<=pc
        rbus<='0';s<="0000";acload<='0';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
    elsif(state=clac1) then --AC<--0 Z<--1
        arload<='0';pcbus<='0';pcinc<='0';drload<='0';membus<='0';irload<='0';--ac<=0 z<=1
        rbus<='0';s<="1000";acload<='1';rload<='0';acbus<='0';trbus<='0';trbus<='0';trbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
    elsif(state=inacl) then --AC<--AC+1
        arload<='0';pcbus<='0';pcinc<='0';drload<='0';membus<='0';irload<='0';--ac++ z change
        rbus<='0';s<="0111";acload<='1';rload<='0';acbus<='0';arinc<='0';trbus<='0';drbus<='0';trload<='0';
        read<='0';writel<='0';write<='0';pcload<='0';
```

设计存储器中指令序列:采用从1累加到n的程序 作为测试输入,根据mem.vhd设计.mif文件

地址00011101(29)存放的是每次求和的结果即被加数;地址00011110(30)存放的另一个加数,地址00011111(31)存放的是n的取值

	CLAC STAC total $total = 0$, $i = 0$ STAC i
Loop:	LDAC i INAC $j = i + 1$ STAC i
	$ \begin{array}{c} \text{MVAC} \\ \text{LDAC total} \\ \text{ADD} \\ \text{STAC total} \end{array} $
total:	LDAC n SUB JPNZ Loop IF i≠n THEN GOTO Loop

CLAC	:00001011	AC=0
STAC	:00000010	Mem[29]=AC total
STAC	,	Mem[30]=AC i
LDAC	:00000001	AC=Mem[30]
INAC	:00001010	AC++
STAC		Mem[30]=AC
MVAC	: 00000011	R=AC (即R=i)
LDAC		AC=Mem[29]
ADD:	00001000	AC=AC+R
STAC	,	Mem[29]=AC
LDAC		AC=Mem[31]=5
SUB:	00001001	AC=AC-R (即n-i, 结果为0时Z=1)
JPNZ	:00000111	Z=0时即 i! =n(n=5)接着传入跳转 地址00000111即第一个LDAC

mem.vhd:

```
signal memdata: memtype(4095 downto 0) := (
0 => RSCLAC,
1 => RSSTAC,
2 => std_logic_vector(to_unsigned(total_addr, 8)),
3 => X"00",
4 => RSSTAC,
5 => std_logic_vector(to_unsigned(i_addr, 8)),
6 => X"00",
7 => RSLDAC, -- loop
8 => std_logic_vector(to_unsigned(i_addr, 8)),
9 => X"00",
10 => RSINAC,
11 => RSSTAC,
12 => std_logic_vector(to_unsigned(i_addr, 8)),
13 \Rightarrow X"00",
14 => RSMVAC,
15 => RSLDAC,
16 => std_logic_vector(to_unsigned(total_addr, 8)),
17 => X"00",
18 => RSADD,
19 => RSSTAC.
```


```
20 => std_logic_vector(to_unsigned(total_addr, 8)),
21 => X"00",
22 => RSLDAC,
23 => std_logic_vector(to_unsigned(n_addr, 8)),
24 => X"00",
25 => RSSUB,
26 => RSJPNZ,
27 => std_logic_vector(to_unsigned(loop_addr, 8)),
28 => X"00",
29 => X"00", -- total
30 => X"00", -- i
31 => "00000101", -- n
others => RSNOP
```

累加到5, n=5

Addr	+0	+1	+2	+3	+4	+5	+6	+7
00	00001011	00000010	00011101	00000000	00000010	00011110	00000000	00000001
80	00011110	00000000	00001010	00000010	00011110	00000000	00000011	00000001
10	00011101	00000000	00001000	00000010	00011101	00000000	00000001	00011111
18	00000000	00001001	00000111	00000111	00000000	00000000	00000000	00000101
20	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
28	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
30	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
38	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000

仿真结果:

第一条指令运行后各个信号的输出:即CLAC(00001011即0B)指令,此时IR=0B,AC=0,PC在FETCH2加1变成0001,AR对应FETCH1和FETCH4时PC的值即先后为0000、0001



仿真结果:

i=5即i=n时,不满足JPNZ跳转条件,执行 JPNZ的下一条指令即NOP指令:此时累加 和的结果为)0F(=0+1+2+3+4+5),由此 可知结果正确。

