# 实验报告

智能 1602

孙元伟

201608010703

## 实验名称

相对简单 CPU 电路设计

## 实验目标

利用 VHDL 设计相对简单 CPU 的电路并验证

## 实验要求

- 采用 VHDL 描述电路及其测试平台
- 采用时序逻辑设计电路
- 采用从 1 累加到 n 的程序进行测试

## 实验内容

#### 相对简单 CPU 的规格说明

- 地址总线 16 位,数据总线 8 位
- 有一个 8 位累加寄存器 AC,一个 8 位通用寄存器 R,一个 1 位的零标志
- 有一个 16 位 AR 寄存器,一个 16 位程序计数器 PC,一个 8 位数据寄存器 DR,一个 8 位指令寄存器 IR,一个 8 位临时寄存器 TR
- 有 16 条指令,每条指令 1 个或 3 个字节,其中操作码 8 位。3 字节的指令有 16 位的地址

#### 相对简单 CPU 设计方案

- 1. 指令执行过程分为取指、译码、执行三个阶段
- 2. 取指包括三个状态,FETCH1,FETCH2,FETCH3
- 3. 译码体现为从 FETCH3 状态到各指令执行状态序列的第一个状态
- 4. 执行根据指令的具体操作分为若干状态
- 5. 执行的最后一个状态转移到 FETCH1 状态
- 6. 控制器根据每个状态需要完成的操作产生相应的控制信号

### 设计内容

取指令一共分为 3 个步骤,fetch3 之后就跳转到对应的指令进行执行操作,指令执行结束后再跳转到 fetch1。

when fetch1 => -- ar<-pc

when fetch2 => -- ir<-M pc++

when fetch3 => -- ar<-pc

在 cpu.vhd 文件中,声明了 cpu 的内部总线、寄存器、控制信号和所有状态,以及对 alu 相关运算进行设计。设计了在什么状态做什么事情。做出下一状态的赋值,在另一个进程中 gen\_controls 规定所处状态下所有控制信号的 0、1 状态。

#### 其中部分代码:

```
library ieee;
    use ieee.std logic 1164.all;
   use ieee.numeric std.all;
   use work.rsisa.all;
 entity rscpu is
        port (
                         clk: in std logic;
                         reset: in std logic;
                         addrbus: out std logic vector(15 downto 0);
                         databus: inout std logic vector(7 downto 0);
                         en_read: out std logic;
                         en write: out std logic
                  );
    end entity;
architecture rscpu behav of rscpu is
       -req
      signal pc: std_logic_vector(15 downto 0);
     signal ac: std_logic_vector(7 downto 0);
signal r: std_logic_vector(7 downto 0);
     signal ar: std_logic_vector(7 downto 0);
signal ar: std_logic_vector(15 downto 0);
signal ir: std_logic_vector(7 downto 0);
signal dr: std_logic_vector(7 downto 0);
signal tr: std_logic_vector(7 downto 0);
     signal z: std logic;
      -- control signal
     signal alu select: std logic vector(2 downto 0);
      signal arload, arinc, pcload, pcinc, drload, trload, rload, rload, acload, zload: std logic;
      signal pcbus, drhbus, drlbus, trbus, rbus, acbus, membus: std logic;
     signal bus_enable: std_logic_vector(6 downto 0);
       -other signal
     signal alu result: std logic vector(7 downto 0);
      signal main_bus: std_logic_vector(15 downto 0);
     signal acinc, accl, write_tmp:std_logic;
      - address and data bus
    addrbus <= ar;
     databus <= dr when write tmp='1' else "ZZZZZZZZZ";
    main_bus <= pc when pcbus='1' else
                   (dr & tr) when (drhbus='l' and trbus='l') else
                   (X"00" & dr) when drlbus='l' else
                   (X"00" & r) when rbus='1' else
                   (X"00" & ac) when acbus='1' else
(X"00" & databus) when membus='1' else
                   "ZZZZZZZZZZZZZZZZZ;
    alu_result <= main_bus(7 downto 0) when alu_select="000" else
                     std_logic_vector(unsigned(ac)+unsigned(main_bus(7 downto 0))) when alu_select="001" else
std_logic_vector(unsigned(ac)-unsigned(main_bus(7 downto 0))) when alu_select="010" else
ac and main_bus(7 downto 0) when alu_select="011" else
                     ac or main_bus(7 downto 0) when alu_select="101" else ac xor main_bus(7 downto 0) when alu_select="101" else not ac when alu_select="110" else
                     main bus (7 downto 0);
```

```
--update the values of register, bus...
    process_reg:process(clk)
    begin
       if (rising_edge(clk)) then
            --when reset
           if(reset='1') then
               pc <= X"0000";
               state <= fetch1;
           else
           state <= nextstate;
end if;</pre>
             -reg update reffers to control signal
           if(arload = 'l') then
               ar <= main_bus;
           end if:
           if(arinc = '1') then
               ar <= std_logic_vector(unsigned(ar)+1);
            end if;
           if (pcload = 'l') then
           pc <= main_bus;
end if;
           if(pcinc = '1') then
              pc <= std_logic_vector(unsigned(pc)+1);</pre>
           end if:
           if(drload = 'l') then
              dr <= main_bus(7 downto 0);</pre>
           end if;
           if(trload = 'l') then
           tr <= dr;
end if;
--generate next state
for nextstate: process(state, ir)
begin
    case state is
         when fetch1 =>
            nextstate <= fetch2;
         when fetch2 =>
             nextstate <= fetch3;
         when fetch3 =>
             case ir is
                  when RSNOP =>
                      nextstate <= nopl;
                  when RSLDAC =>
                     nextstate <= ldac1;
                  when RSSTAC =>
                      nextstate <= stacl;
                  when RSMVAC =>
                     nextstate <= mvacl;
                  when RSMOVR =>
                      nextstate <= movrl;
                  when RSJUMP =>
                      nextstate <= jumpl;
                  when RSJMPZ =>
                       if(z='l') then
                           nextstate <= jmpzyl;
                       elsif(z='0') then
                          nextstate <= jmpznl;
                       end if;
                  when RSJPNZ =>
                      if(z='l') then
                           nextstate <= jpnznl;
```

```
-generate control signal
 control_signal:process(state)
begin
                           when fetchl =>
                                                                                             -- ar<-pc
                                       arload <= '1'; arinc <= '0'; pcload <= '0'; pcinc <= '0'; drload <= '0'; alu_select <= "000"; trload <= '0'; irload <= '0'; rload <= '0'; acload <= '0'; zload <= '0';
                                                                                            drhbus <= '0'; drlbus <= '0'; rbus <= '0'; ms cainc <= '0'; accin <= '0'; acci <= '0'; en_write <= '0';
                                        acbus <= '0';
                                                                                                                                                                                                                                                                                                                     write_tmp <= '0';
                         acbus <= '0'; acinc <- '1'; drload <= '0'; alu_select <= "000"; trload <= '0'; irload <- '1'; rload <- '0'; acload <- '0'; zload <- '0'; pcbus <- '0'; drlbus <- '0'; trbus <- '0'; rbus <- '0'; membus <- '1'; acinc <- '0'; bus <- '0'; bus <- '0'; write timo <- '0'; bus <- '0'; write timo <- '0'; bus 
                                         acbus <= '0';
                                                                                            acinc <= '0'; accl <= '0';
                                                                                                                                                                                                   en_read <= '1'; en_write <= '0'; write_tmp <= '0';
                                       actions => -- arc-pc
arload <= '1'; arinc <= '0'; pcload <= '0'; pcinc <= '0'; drload <= '0'; alu_select <= "000";
trload <= '0'; irload <= '0'; rload <= '0'; acload <= '0'; zload <= '0';
pcbus <= '1'; drhbus <= '0'; drlbus <= '0'; rbus <= '0'; rbus <= '0'; membus <= '0';
acbus <= '0'; acinc <= '0'; acinc <= '0'; en_read <= '1'; en_write <= '0'; write_tmp <= '0'
                           when fetch3 =>
                                      pcbus <= '1';
acbus <= '0';
                                                                                                                                                                                                     en_read <= '1'; en_write <= '0';
                                                                                                                                                                                                                                                                                                                         write_tmp <= '0';
                           when nopl =>
                                                                                                  - do nothing
                                        arload <= '0';
                                       arload <= '0'; arinc <= '0'; pcload <= '0'; pcinc <= '0'; drload <= '0'; trload <= '0'; arload <= '0'; acload <= '0'; zload <= '0'; pcbus <= '0'; drhbus <= '0'; drlbus <= '0'; trbus <= '0'; rbus <= '0';
                                                                                                                                                                                                                                                                                                              membus <= '0':
                                        acbus <= '0';
                                                                                         acinc <= '0';
                                                                                                                                               accl <= '0';
                                                                                                                                                                                                                                                                                                                         write_tmp <= '0';
                                                                                                                                                                                                    en_read <= '1'; en_write <= '0';
                                     when ldacl =>
```

在 rsisa. vhd 文件中,对 FETCH4 所要进行的下一个状态进行了指令的一个编码,并且给它一个相关的变量名,这是为了在 cpu. vhd 中对变量名的判断从而执行下一个状态。

```
mackage rsisa is
     -- RS prefix is used to avoid tautonym such like AND, OR, XOR, NOT
     constant RSNOP: std logic vector(7 downto 0) := "000000000";
     constant RSLDAC: std logic vector(7 downto 0) := "000000001";
     constant RSSTAC: std logic vector(7 downto 0) := "00000010";
     constant RSMVAC: std logic vector(7 downto 0) := "00000011";
     constant RSMOVR: std logic vector(7 downto 0) := "00000100";
     constant RSJUMP: std logic vector(7 downto 0) := "00000101";
     constant RSJMPZ: std logic vector(7 downto 0) := "00000110";
     constant RSJPNZ: std logic vector(7 downto 0) := "00000111";
     constant RSADD: std_logic_vector(7 downto 0) := "00001000";
     constant RSSUB: std_logic_vector(7 downto 0) := "00001001";
     constant RSINAC: std_logic_vector(7 downto 0) := "00001010";
     constant RSCLAC: std_logic_vector(7 downto 0) := "00001011";
     constant RSAND: std logic vector (7 downto 0) := "00001100";
     constant RSOR: std_logic_vector(7 downto 0) := "00001101";
     constant RSXOR: std_logic_vector(7 downto 0) := "00001110";
     constant RSNOT: std logic vector(7 downto 0) := "00001111";
 end package:
```


在 mem. vhd 文件中,设计了内存中的指令和操作数等,实现了 1 加到 n 的操作。

```
0 => RSCLAC,
 1 => RSSTAC,
 2 => std_logic_vector(to_unsigned(total_addr, 8)),
 3 => X"00",
  4 => RSSTAC,
 5 => std_logic_vector(to_unsigned(i_addr, 8)),
 6 => X"00",
 7 => RSLDAC,
               -- loop
 8 => std logic vector(to unsigned(i addr, 8)),
 9 => X"00",
 10 => RSINAC,
 11 => RSSTAC,
 12 => std_logic_vector(to_unsigned(i_addr, 8)),
 13 => X"00",
 14 => RSMVAC,
 15 => RSLDAC,
 16 => std logic_vector(to_unsigned(total_addr, 8)),
 17 => X"00",
 18 => RSADD.
 19 => RSSTAC,
 20 => std_logic_vector(to_unsigned(total_addr, 8)),
 21 => X"00",
 22 => RSLDAC,
 23 => std_logic_vector(to_unsigned(n_addr, 8)),
 24 => X"00",
 25 => RSSUB,
 26 => RSJPNZ,
 27 => std logic vector(to unsigned(loop addr, 8)),
 28 => X"00",
    29 => X"00", -- total
    30 => X"00", -- i
    31 => X"04", -- n
    others => RSNOP
);
```

signal memdata: memtype (4095 downto 0) := (

在 comp. vhd 文件中,对 cpu 和 mem 端口进行了连接,并规定了时钟周期和 reset 的时间大小。

## 仿真结果



剩余部分就不再列举了。最后的 ac 就变为了 10, 如下图:

