
CPU设计实验报告

201608010713张杨康 智能1602

2019/1/3



CONTENT

设计思路


模块设计

仿真结果

设计思路

1) 顶层文件


```
component rscpu is
       port(
                    clk: in std logic;
                    reset: in std_logic;
                    addrbus: out std_logic_vector(15 downto 0);
                    databus: inout std_logic_vector(7 downto 0);
                    rd: out std_logic;
                    wr: out std_logic
            );
end component;
component rsmem is
        port(
                    clk: in std_logic;
                    reset: in std_logic;
                    addrbus: in std_logic_vector(15 downto 0);
                    databus: inout std_logic_vector(7 downto 0);
                    rd: in std_logic;
                    wr: in std_logic
            );
```



存储器模块 + CPU模块


设计思路

2) 整体思路



模块设计--存储器模块

1)程序装载



模块设计--存储器模块

2) 内存管理(读、写)

```
begin
    -- The process takes addrbus and rd/we signals at first,
    -- then at the next clock does the data transmission.
    for clk : process(clk)
    begin
        if (falling edge(clk)) then
            if (reset='1') then
                addr <= (others=>'0');
            else
                addr <= addrbus;
            end if;
            if(we='l') then
                memdata(to integer(unsigned(addr))) <= databus;</pre>
            end if;
        end if:
    end process;
    databus <= memdata(to_integer(unsigned(addr))) when (we='0') else "ZZZZZZZZ"
    result<=memdata(60);
                            累加结果
end architecture;
```

1)设置初始化寄存器、控制信号、各个状态:

寄存器:

signal pc: std_logic_vector(15 downto 0); signal ac: std_logic_vector(7 downto 0); signal r: std_logic_vector(7 downto 0); signal ar: std_logic_vector(15 downto 0); signal ir: std_logic_vector(7 downto 0); signal dr: std_logic_vector(7 downto 0); signal tr: std_logic_vector(7 downto 0); signal z: std_logic_vector(7 downto 0);

控制信号:

```
signal pcload: std_logic;
signal arload: std_logic;
signal drload: std_logic;
signal irload: std_logic;
signal acload: std_logic;
signal rload: std_logic;
signal trload: std_logic;
signal pcbus: std_logic;
signal membus: std_logic;
signal rbus: std_logic;
signal acbus: std_logic;
signal acbus: std_logic;
signal trbus: std_logic;
signal drbus: std_logic;
signal drbus: std_logic;
```

状态标号:

```
constant fetchl:
constant fetch2:
constant fetch3:
constant fetch4:
constant clac1:
constant incacl:
constant addl:
constant subl:
constant andl:
constant orl:
constant xorl:
constant not1:
constant myacl:
constant movrl:
constant ldacl:
constant ldac2:
constant ldac3:
constant ldac4:
constant ldac5:
constant stacl:
constant stac2:
constant stac3:
constant stac4:
constant stac5:
```

2)设置ALU运算:

```
alu<=data(7 downto 0)
                                                            when s="00000" else
std logic vector (unsigned(ac) +unsigned(data(7 downto 0)))
                                                                                else
                                                                when s="0001"
std logic vector(unsigned(ac)-unsigned(data(7 downto 0)))
                                                           when s="0010"
                                                                                else
ac and data (7 downto 0)
                                                                when s="0011" else
ac or data (7 downto 0)
                                                                when s="0100"
                                                                                else
                                                                when s="0110"
                                                                                else
not ac
ac xor data (7 downto 0)
                                                                when s="0101"
                                                                                else
data (7 downto 0);
```

3)控制信号控制数据的传输:

```
if(ar_ld='l') then ar<=buss;
end if;
if(dr_ld='l') then dr<=buss(7 downto 0);
end if;
if(ir_ld='l') then ir<=dr;
end if;
if(r_d='l') then r<=buss(7 downto 0);
end if;
if(tr_ld='l') then tr<=dr;
end if;
if(pc_ld='l') then pc<=buss;
end if;</pre>
```

4)设置每个状态对应的控制信号:

5) 执行时状态间的切换:

单状态指令:


```
elsif(ir=add) then nextstate<=addl;
```

多状态指令:

```
if(state=fetch1) then nextstate<=fetch2;
elsif(state=fetch2) then nextstate<=fetch3;
elsif(state=fetch3) then


elsif(state=jump1) then nextstate<=jump2;
elsif(state=jump2) then nextstate<=jump3;
elsif(state=jump3) then nextstate<=fetch1;</pre>
```

仿真结果



仿真结果

(n=6)



经检验,结果正确



Thanks.

感谢观看!