



相对简单的CPU设计

智能1602 201608010703 孙元伟



1. 实验内容

4. 结果展示


2. 设计思路

3. 代码解析


实验内容

实验的数据通路如右图所示

实现各种指令，例如LDAC, STAC, MVAC等



设计思路



取址阶段:


FETCH1: $AR \leftarrow PC$

FETCH2: $DR \leftarrow M, PC \leftarrow PC + 1$

FETCH3: $IR \leftarrow DR[7..6], AR \leftarrow DR[5..0]$

IR指令寄存器, **DR**数据寄存器

设计思路



译码阶段：

CPU把一条指令从存储器中取出来之后，判断所取的是哪种指令，从而可以调用正确的执行周期。

设计思路

执行阶段：

以LDAC为例：

第一个状态：

LDAC1: $DR \leftarrow M, PC \leftarrow PC + 1, AR \leftarrow AR + 1$

第二个状态：

LDAC2: $TR \leftarrow DR, DR \leftarrow M, PC \leftarrow PC + 1$

LDAC3: $AR \leftarrow DR, TR$

LDAC4: $DR \leftarrow M$

LDAC5: $AC \leftarrow DR$

设计思路

我们分为了3个vhd文件实现：

指令集：rsisa.vhd （声明每条指令对应的变量名）

内存：mem.vhd （初始化内存单元，设置读写信号）

cpu：cpu.vhd （设置CPU组成，各个状态下的动作等）

代码解析

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5
6  package rsisa is
7
8      -- RS prefix is used to avoid tautonym such like AND, OR, XOR, NOT
9      constant RSNOP: std_logic_vector(7 downto 0) := "00000000";
10     constant RSLDAC: std_logic_vector(7 downto 0) := "00000001";
11     constant RSSTAC: std_logic_vector(7 downto 0) := "00000010";
12     constant RSMVAC: std_logic_vector(7 downto 0) := "00000011";
13     constant RSMOVR: std_logic_vector(7 downto 0) := "00000100";
14     constant RSJUMP: std_logic_vector(7 downto 0) := "00000101";
15     constant RSJMPZ: std_logic_vector(7 downto 0) := "00000110";
16     constant RSJPNZ: std_logic_vector(7 downto 0) := "00000111";
17
18     constant RSADD: std_logic_vector(7 downto 0) := "00001000";
19     constant RSSUB: std_logic_vector(7 downto 0) := "00001001";
20     constant RSINAC: std_logic_vector(7 downto 0) := "00001010";
21     constant RSCLAC: std_logic_vector(7 downto 0) := "00001011";
22     constant RSAND: std_logic_vector(7 downto 0) := "00001100";
23     constant RSOR: std_logic_vector(7 downto 0) := "00001101";
24     constant RSXOR: std_logic_vector(7 downto 0) := "00001110";
25     constant RSNOT: std_logic_vector(7 downto 0) := "00001111";
26
27 end package;
```

rsisa.vhd是指定每个指令的对应的变量名,这样就可以用通俗易懂的变量名代替“XXXXXXXX”了。

代码解析

memory的关键就是指定内存位置存储的指令。

```
27  signal memdata: memtype(4095 downto 0) := (  
28      0 => RSCLAC,  
29      1 => RSSTAC,  
30      2 => std_logic_vector(to_unsigned(total_addr, 8)),  
31      3 => X"00",  
32      4 => RSSTAC,  
33      5 => std_logic_vector(to_unsigned(i_addr, 8)),  
34      6 => X"00",  
35      7 => RSLDAC,  -- loop  
36      8 => std_logic_vector(to_unsigned(i_addr, 8)),  
37      9 => X"00",  
38      10 => RSINAC,  
39      11 => RSSTAC,  
40      12 => std_logic_vector(to_unsigned(i_addr, 8)),  
41      13 => X"00",  
42      14 => RSMVAC,  
43      15 => RSLDAC,  
44      16 => std_logic_vector(to_unsigned(total_addr, 8)),  
45      17 => X"00",  
46      18 => RSADD,  
47      19 => RSSTAC,  
48      20 => std_logic_vector(to_unsigned(total_addr, 8)),  
49      21 => X"00",  
50      22 => RSLDAC,  
51      23 => std_logic_vector(to_unsigned(n_addr, 8)),  
52      24 => X"00",  
53      25 => RSSUB,  
54      26 => RSJPNZ,  
55      27 => std_logic_vector(to_unsigned(loop_addr, 8)),  
56      28 => X"00",  
57      29 => X"00",  -- total  
58      30 => X"00",  -- i  
59      31 => X"04",  -- n  
60      others => RSNOP  
61  )
```

代码解析

在cpu.vhd中主要就是构造结构。例如clk信号， pc， ac寄存器等。
address and data bus等bus的赋值， 例如main_bus的赋值操作：


```
main_bus <= pc when pcbus='1' else  
           (dr & tr) when (drhbus='1' and trbus='1') else  
           (X"00" & dr) when drlbus='1' else  
           (X"00" & r) when rbus='1' else  
           (X"00" & ac) when acbus='1' else  
           (X"00" & databus) when membus='1' else  
           "ZZZZZZZZZZZZZZZZZZZZ";
```

代码解析


各个状态下应该执行的操作:

```
case state is
  when fetch1 =>
    -- ar<-pc
    arload <= '1'; arinc <= '0'; pload <= '0'; pcinc <= '0'; drload <= '0'; alu_select <= "000";
    trload <= '0'; irload <= '0'; rload <= '0'; acload <= '0'; zload <= '0';
    pcbus <= '1'; drhbus <= '0'; drlbus <= '0'; trbus <= '0'; rbus <= '0'; membus <= '0';
    acbus <= '0'; acinc <= '0'; accl <= '0'; en_read <= '1'; en_write <= '0'; write_tmp <= '0';
  when fetch2 =>
    -- ir<-M      pc++
    arload <= '0'; arinc <= '0'; pload <= '0'; pcinc <= '1'; drload <= '0'; alu_select <= "000";
    trload <= '0'; irload <= '1'; rload <= '0'; acload <= '0'; zload <= '0';
    pcbus <= '0'; drhbus <= '0'; drlbus <= '0'; trbus <= '0'; rbus <= '0'; membus <= '1';
    acbus <= '0'; acinc <= '0'; accl <= '0'; en_read <= '1'; en_write <= '0'; write_tmp <= '0';
  when fetch3 =>
    -- ar<-pc
    arload <= '1'; arinc <= '0'; pload <= '0'; pcinc <= '0'; drload <= '0'; alu_select <= "000";
    trload <= '0'; irload <= '0'; rload <= '0'; acload <= '0'; zload <= '0';
    pcbus <= '1'; drhbus <= '0'; drlbus <= '0'; trbus <= '0'; rbus <= '0'; membus <= '0';
    acbus <= '0'; acinc <= '0'; accl <= '0'; en_read <= '1'; en_write <= '0'; write_tmp <= '0';
  when nop1 =>
    -- do nothing
    arload <= '0'; arinc <= '0'; pload <= '0'; pcinc <= '0'; drload <= '0';
    trload <= '0'; irload <= '0'; rload <= '0'; acload <= '0'; zload <= '0';
    pcbus <= '0'; drhbus <= '0'; drlbus <= '0'; trbus <= '0'; rbus <= '0'; membus <= '0';
    acbus <= '0'; acinc <= '0'; accl <= '0'; en_read <= '1'; en_write <= '0'; write_tmp <= '0';
  when ldacl =>
    -- dr<-M      pc++      ar++
    arload <= '0'; arinc <= '1'; pload <= '0'; pcinc <= '1'; drload <= '1'; alu_select <= "000";
    trload <= '0'; irload <= '0'; rload <= '0'; acload <= '0'; zload <= '0';
    pcbus <= '0'; drhbus <= '0'; drlbus <= '0'; trbus <= '0'; rbus <= '0'; membus <= '1';
    acbus <= '0'; acinc <= '0'; accl <= '0'; en_read <= '1'; en_write <= '0'; write_tmp <= '0';
```


仿真结果



仿真结果



仿真结果





谢谢