#### Timer, GPIO, and Serial Communications

Lecture 11

Yeongpil Cho

Hanynag University


### **Topics**

- Interfacing Peripherals
- Timer
- GPIO
- Serial Communications
  - UART
  - SPI
  - **I**<sup>2</sup>**C**

**Interfacing Peripherals** 


### I/O devices

- "Devices" consist of two parts
  - CPU to Device, Device to I/O Mechanism
- Example : UART device
  - CPU to/from device via register read/write
  - I/O "mechanism" effectively transparent to CPU



### Interfacing Peripherals

- Port-mapped I/O
  - Use special CPU instructions: Special\_instruction Reg, Port
- Memory-mapped I/O
  - A simpler and more convenient way to interface I/O devices
  - Each device registers is assigned to a memory address in the address sp ace of the microprocessor
  - Use native CPU load/store instructions: LDR/STR Reg, [Reg, #imm]



### ARM memory-mapped I/O

Define location(address) for device:

```
.equ DEV1, 0x40010000
```

Read/write assembly code:

```
LDR r1,=DEV1 ; set up device address
LDRB r0,[r1] ; read byte from DEV1
MOV r0,#8 ; set up value to write
STRB r0,[r1] ; write value to device
```

• Equivalent C code:


```
Var1 = *(char*)DEV1;  // read from DEV1 to variable
*(char*)DEV1 = Var1;  // write variable to DEV1
```

#### Timer

#### Timer

- Free-run counter (independently of processor)
- Functions
  - Input capture
  - Output compare
  - Pulse-width modulation (PWM) generation

#### Timer: Clock




$$f_{CK\_CNT} = \frac{f_{CL\_PSC}}{PSC + 1}$$


**PSC: Prescaler** 

ARR: Auto-Reload Register


### Input Capture



### **Output Compare**




### **Output Compare**



Output Compare Mode (OCM)	Timer Output (OCREF)
000	Frozen
001	High if CNT == CCR
010	Low if CNT == CCR
011	Toggle if CNT == CCR
100	Forced low (always low)
101	Forced high (always high)

### PWM (Pulse-Width Modulation) Generation




Mode	Counter < Reference	<b>Counter ≥ Reference</b>
PWM mode 1 (Low True)	Active	Inactive
PWM mode 2 (High True)	Inactive	Active

# PWM Mode 1 (Low-True)

Mode 1
Timer Output =  $\begin{cases}
\text{High if counter} < \text{CCR} \\
\text{Low if counter} \ge \text{CCR}
\end{cases}$ 

Upcounting, ARR = 6, CCR = 3



Duty Cycle = 
$$\frac{CCR}{ARR + 1}$$
$$= \frac{3}{7}$$

# PWM Mode 2 (High-True)


Mode 2

Timer Output = 

Low if counter < CCR

High if counter ≥ CCR

Upcounting, ARR = 6, CCR = 3



Duty Cycle = 1 - 
$$\frac{CCR}{ARR + 1}$$


$$= \frac{4}{7}$$

Period = (1 + ARR) \* Clock Period = 7 \* Clock Period

# PWM Mode 2 (High-True)

Mode 2
Timer Output =  $\begin{cases}
Low & \text{if counter} < CCR \\
High & \text{if counter} \ge CCR
\end{cases}$ 

Upcounting, ARR = 6, CCR = 5




Duty Cycle = 1 - 
$$\frac{CCR}{ARR + 1}$$

$$= \frac{2}{7}$$

### **GPIO**


### General Purpose Input/Output (GPIO)



- 8 GPIO Ports:
   A, B, C, D, E, F, G, H
- Up to 16 pins in each port

### Red LED (PB.2)

#### STM32L4 Discovery Kit





PB.2	Red LED
High	On
Low	Off






#### **GPIO Ports**







# Basic Structure of a GPIO Port Pin Input and Output



### GPIO Memory Map (STM32L4)



### GPIO Memory Map (STM32L4)




### Basic Structure of an GPIO Port Pin: Output

```
GPIO Pull-up/Pull-down Register (PUPDR)

00 = No pull-up, pull-down 01 = Pull-up

10 = Pull-down 11 = Reserved
```



### GPIO Mode Register (MODER)

32 bits (16 pins, 2 bits per pin)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODE	10DE15[1:0] MODE14[1:0]		MODE13[1:0]		MODE12[1:0]		MODE11[1:0]		MODE10[1:0]		MODE9[1:0]		MODE8[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	MODE7[1:0]		MODE6[1:0]		MODE5[1:0]		MODE4[1:0]		MODE3[1:0]		MODE2[1:0]		MODE1[1:0]		E0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Pin 2 Pin 1 Pin 0

Bits 2y+1:2y **MODEy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O mode.

00: Input mode

01: General purpose output mode

10: Alternate function mode

11: Analog mode (reset state)

```
PB2 LD_R LD R R45 LD4

1K_1%_0402_LED, red

PE8 LD_G R46

330_1%_0402_LED, green
```

```
GPIOB->MODER &= ~(3UL<<4); // Clear bits 4 and 5 for Pin 2
GPIOB->MODER |= 1UL<<4; // Set bit 4, set Pin 2 as output
```

### GPIO Output Type Register (OTYPE)

16 bits reserved, 16 data bits, 1 bit for each pin


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
45				•			•			•					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	14 OT14	13 OT13	12 OT12	11 OT11	10 OT10	9 OT9	8 OT8	7 OT7	6 OT6	5 OT5	4 OT4	3 OT3	2 OT2	1 OT1	0 OT0

Bits 15:0 **OTy:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output type.


0: Output push-pull (reset state)

1: Output open-drain




GPIOB->OTYPE &= ~(1UL<<2); // Clear bit 2

### GPIO Output: Push-Pull




**GPIO Output = 1 Source current to external circuit** 


### GPIO Output: Push-Pull



**GPIO Output = 0 Drain current from external circuit** 

# GPIO Output: Open-Drain






GPIO Output = 0
Drain current from external circuit

## GPIO Output: Open-Drain

An external pull-up resister is needed for a high signal




Output = 1
GPIO Pin has high-impedance to external circuit

### GPIO Output Data Register (ODR)


16 bits reserved, 16 data bits, 1 bit for each pin

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 OD15	14 OD14	13 OD13	12 OD12	11 OD11	10 OD10	9 OD9	8 OD8	7 OD7	6 OD6	5 OD5	4 OD4	3 OD3	2 OD2	1 OD1	0 OD0

Pin 2



## Basic Structure of an GPIO Port Pin: Input




GPIO Pull-up/Pull-down Register (PUPDR)

00 = No pull-up, pull-down 01 = Pull-up

10 = Pull-down

11 = Reserved


### Schmitt Trigger



#### Analog signals

- Noisy
- Unstable

### Schmitt Trigger



### GPIO Mode Register (MODER)

• 32 bits (16 pins, 2 bits per pin)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODE	15[1:0]	MODE	MODE14[1:0]		13[1:0]	MODE12[1:0]		MODE11[1:0]		MODE10[1:0]		MODE9[1:0]		MODE8[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	MODE7[1:0] MODE6[1:0		E6[1:0]	MODE5[1:0]		MODE4[1:0]		MODE3[1:0]		MODE2[1:0]		MODE1[1:0]		MODE0[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Pin 2 Pin 1 Pin 0

Bits 2y+1:2y **MODEy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O mode.

00: Input mode

01: General purpose output mode

10: Alternate function mode

11: Analog mode (reset state)

```
// Set Pin 0 as input
GPIOA->MODER &= ~3UL; // Clear bits 1 and 2 for Pin 0
```

#### GPIO Pull-up/Pull-down Register (PUPDR)

#### • 16 pins per port, 2 bits per pin

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPD	PUPD15[1:0] PUPD14[1:0]		14[1:0]	PUPD13[1:0]		PUPD12[1:0]		PUPD11[1:0]		PUPD10[1:0]		PUPD9[1:0]		PUPD8[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPE	07[1:0]	PUPD	06[1:0]	PUPD	5[1:0]	PUPD	4[1:0]	PUPD	3[1:0]	PUPE	2[1:0]	PUPD	)1[1:0]	PUPD	0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y+1:2y **PUPDy[1:0]:** Port x configuration bits (y = 0..15)

Pin 2 Pin 1


Pin 0

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down


01: Pull-up 10: Pull-down 11: Reserved

// No pull-up, pull-down
GPIOA->PUPDR &= ~3UL;




## GPIO Input/Output: Pull Up and Pull Down

 A digital input/output can have three states: High, Low, and High-Impedance (also called floating, tri-stated, HiZ)



Pull-Up

If external input/output is HiZ, the input is read as a valid HIGH.



Pull-Down

If external input/output is HiZ, the input is read as a valid LOW.

## GPIO Input Data Register (IDR)

16 bits reserved, 16 data bits (1 bit per pin)


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 ID15	14 ID14	13 ID13	12 ID12	11 ID11	10 ID10	9 ID9	8 ID8	7 ID7	6 ID6	5 ID5	4 ID4	3 ID3	2 ID2	1 ID1	0 ID0

```
// Demo of reading pin 7
uint32_t mask = 1UL<<7;
uint32_t input = (GPIOA->IDR & mask) == mask;
or
uint32_t input = (GPIOA->IDR & mask) >> 7;
```


#### **Serial Communications**

# Universal Asynchronous Receiver and Trans mitter (UART)

- Asynchronous
  - Sender provides no clock signal to receivers



#### Data Frame




- Sender and receiver uses the same transmission speed
- Data frame
  - One start bit
  - Data (LSB first or MSB, and size of 7, 8, 9 bits)
  - Optional parity bit
  - One or two stop bit

#### **Baud Rate**

- Historically used in telecommunication to represent the n umber of pulses physically transferred per second
- In digital communication, baud rate is the number of bits physically transferred per second
- Example:
  - Baud rate is 9600
  - each frame: a start bit, 8 data bits, a stop bit, and no parity bit.
  - Transmission rate of actual data
     9600/8 = 1200 bytes/second ← Incorrect!
     9600/(1 + 8 + 1) = 960 bytes/second ← Correct!
  - The start and stop bits are the protocol overhead

## Serial Peripheral Interface (SPI)


- Synchronous full-duplex communication
- Can have multiple slave devices
- Slave cannot communicate with slave directly.



SCLK: serial clock MOSI: master out slave in


SS: slave select (active low) MISO: master in slave out

## Data Exchange




- Master has to provide clock to slave
- Synchronous exchange: for each clock pulse, a bit is shifted out and another bit is shifted in at the same time. This process stops when all bits are swapped.
- Only master can start the data transfer

## Inter-Integrated Circuit (I2C)




- Multi-master, multi-slave
- Two bidirectional lines
  - Serial Data Line (SDA)
  - Serial Clock Line (SCL)

### Inter-Integrated Circuit (I2C)




- SDA and SCL are open-drain ("Wired-AND" bus)
  - If all nodes are in the Hi-Z state → High
  - If any of them are in the ground state → Low
- Each device has a unique address (7, 10 or 16 bits).
  - Address 0 used for broadcast

#### Data Frame




- The address and the data bytes are sent most significant bit first.
- Master generates the clock signal and sends it to the slave during data transfer
- A **START** condition is a high-to-low transition on SDA when SCL is high.
- A STOP condition is a low to high transition on SDA when SCL is high.

### Multiple Masters




- "Wired-AND" bus: A sender can pull the lines to low, even if other senders are trying to drive the lines to high (Hi-Z)
- In single master systems, arbitration is not needed.
- Arbitration for multiple masters:
  - During data transfer, the master constantly checks whether the SDA voltage level matches what it has sent.
  - When two masters generate a START setting concurrently, the first master which detects SDA low while it has actually intended to set SDA high will lose the arbitration and let the other master complete the data transfer.

#### Arbitration



- If the SDA has an expected value
  - continues the transaction

#### Arbitration



- If the SDA has an unexpected value
  - stops the transaction