# **Line Tracer 08**

- Interrupt -

# This lecture is based on

- <u>Timers</u>
- Real-Time Systems

1. Interrupt

#### **How to Handle Hardware Events**


### **Polling**

- CPU (Program) steadily checks whether event occurs
- Not hardware mechanism Gw 방법의 hw 상태체크


#### Interrupt

- Devices notice the CPU when event occurs
- Hardware mechanism

# **Polling**




# **Polling**



# **Polling Example**


```
void main(void)
    int sw1;
                    12/2/ 1/6 EX 7/6 - 30. 1/2/20
    // Initialization
    Clock_Init48MHz();
    led_init();
    switch init();
    while (1) -
                                            CPU checks the status of the switch periodically
        sw1 = P1->IN \& 0x02;
        if (!sw1) {
            printf("Pressed!\n");
        Clock Delay1ms(100);
```

# Interrupt



perform other tasks

# Interrupt



# **Interrupt Handling**


```
int main () {
  int a, b = 0
  while (1) {
    a = 1
    b += 1
  }
  interrupt handling routine
```

when interrupt occurs while executing a= 1, save main routine's state and jump to the handler

# **Interrupt Handling**

```
int main () {
  int a, b = 0
  while (1) {
    a = 1
    b += 1
  }
  interrupt handling routine
```

after executing handler, go back to the location previously executed



### **Interrupt Vector (Cortex-M)**


```
void (* const interruptVectors[])(void) =
    (void (*)(void))((uint32 t)& STACK END),
                                           /* The initial stack pointer */
    Reset Handler,
                                           /* The reset handler
    NMI Handler,
                                           /* The NMI handler
    HardFault Handler,
                                           /* The hard fault handler
   MemManage Handler,
                                           /* The MPU fault handler
    BusFault_Handler,
                                          /* The bus fault handler
                                           /* The usage fault handler
   UsageFault Handler,
                                                                         */
                                           /* Reserved
    0,
                                           /* Reserved
    0,
                                           /* Reserved
                                           /* Reserved
    SVC Handler,
                                           /* SVCall handler
                                           /* Debug monitor handler
    DebugMon Handler,
                                           /* Reserved
    0,
                                           /* The PendSV handler
    PendSV Handler,
    SysTick Handler,
                                           /* The SysTick handler
    PSS_IRQHandler,
                                           /* PSS Interrupt
    CS IRQHandler,
                                           /* CS Interrupt
```

2. Timer Interrupt

#### MSP432 Timer A

#### MSP432 Timer A consists of

- 4 Timers TA0, TA1, TA2, TA3
- Each timer has submodules



# **Timer A Registers**

	15-10	)	9-8	7-6		5-4	3		2		1	0	Name
0.0000		T/	ASSEL	ID		MC		T/	ACLR	T.	AIE	TAIFG	TA0CTL
	15-14	13-12	11	10	9	8	7-5	4	3	2	1	0	
0.0002	CM	CCIS	SCS	SCCI	Ť	CAP	OUTMOD	CCIE	CCI	OUT	COV	CCIFG	TA0CCTL0
0.0004	CM	CCIS	SCS	SCCI		CAP	OUTMOD	CCIE	CCI	OUT	COV	CCIFG	TA0CCTL1
0.0006	CM	CCIS	SCS	SCCI		CAP	OUTMOD	CCIE	CCI	OUT	COV	CCIFG	TA0CCTL2
0.0008	CM	CCIS	SCS	SCCI		CAP	OUTMOD	CCIE	CCI	OUT	COV	CCIFG	TA0CCTL3
0.000A	CM	CCIS	SCS	SCCI		CAP	OUTMOD	CCIE	CCI	OUT	COV	CCIFG	TA0CCTL4
0.000C	CM	CCIS	SCS	SCCI		CAP	OUTMOD	CCIE	CCI	OUT	COV	CCIFG	TA0CCTL5
0.000E	CM	CCIS	SCS	SCCI		CAP	OUTMOD	CCIE	CCI	OUT	COV	CCIFG	TA0CCTL6
	15–0												
0.0010		16-bit counter								TA0R			
0.0012		16-bit Capture/Compare 0 Register								TA0CCR0			
0.0014		16-bit Capture/Compare 1 Register								TA0CCR1			
0.0016		, , , , , , , , , , , , , , , , , , ,								TA0CCR2			
0.0018		16-bit Capture/Compare 3 Register								TA0CCR3			
0.001A		16-bit Capture/Compare 4 Register								TA0CCR4			
0.001C		16-bit Capture/Compare 5 Register							TA0CCR5				
0.001E		16-bit Capture/Compare 6 Register TA0CC								TA0CCR6			
					15-3	3					2-0	)	
0.0020											TAID	EX	TA0EX0
							15-0						
0.002E							TAIV						TA0IV

# Timer A Register – CTL

	Table 17-4. TAxCTL Register Description					
Bit	Field	Туре	Reset	Description		
15-10	Reserved	RW	0h	Reserved		
9-8	TASSEL	RW	Oh	Timer_A clock source select  00b = TAxCLK  01b = ACLK  10b = SMCLK  11b = INCLK		
7-6	ID	RW	Oh	Input divider. These bits along with the TAIDEX bits select the divider for the input clock. $00b=/1\\01b=/2\\10b=/4\\11b=/8$		
5-4	MC	RW	Oh	Mode control. Setting MCx = 00h when Timer_A is not in use conserves power.  00b = Stop mode: Timer is halted  01b = Up mode: Timer counts up to TAxCCR0  10b = Continuous mode: Timer counts up to 0FFFFh  11b = Up/down mode: Timer counts up to TAxCCR0 then down to 0000h		
3	Reserved	RW	0h	Reserved		
2	TACLR	RW	0h	Timer_A clear. Setting this bit resets TAxR, the timer clock divider logic, and the count direction. The TACLR bit is automatically reset and is always read as zero.		
1	TAIE	RW	Oh	Timer_A interrupt enable. This bit enables the TAIFG interrupt request.  0b = Interrupt disabled  1b = Interrupt enabled		
0	TAIFG	RW	Oh	Timer_A interrupt flag 0b = No interrupt pending 1b = Interrupt pending		

# Timer A Register – CCTL

Bit	Field	Type	Reset	Description	
15-14	СМ	RW	0h	Capture mode  00b = No capture  01b = Capture on rising edge  10b = Capture on falling edge  11b = Capture on both rising and falling edges	
13-12	ccis	RW	0h	Capture/compare input select. These bits select the TAxCCR0 input signal. See the device-specific data sheet for specific signal connections.  00b = CClxA  01b = CClxB  10b = GND  11b = VCC	
11	scs	RW	0h	Synchronize capture source. This bit is used to synchronize the capture input signal with the timer clock.  0b = Asynchronous capture 1b = Synchronous capture	
10	SCCI	RW	0h	Synchronized capture/compare input. The selected CCI input signal is latched with the EQUx signal and can be read via this bit.	
9	Reserved	R	0h	Reserved. Reads as 0.	
8	CAP	RW	Oh	Capture mode 0b = Compare mode 1b = Capture mode	
7-5	OUTMOD	RW	Oh	Output mode. Modes 2, 3, 6, and 7 are not useful for TAxCCR0 because EQUx = EQU0.  000b = OUT bit value 001b = Set 010b = Toggle/reset 011b = Set/reset 100b = Toggle 101b = Reset 110b = Toggle/set 111b = Reset/set	
4	CCIE	RW	Oh	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag.  0b = Interrupt disabled 1b = Interrupt enabled	
3	CCI	R	0h	Capture/compare input. The selected input signal can be read by this bit.	
2	OUT	RW	Oh	Output. For output mode 0, this bit directly controls the state of the output.  0b = Output low  1b = Output high	

Bit	Field	Туре	Reset	Description
1	COV	RW	0h	Capture overflow. This bit indicates a capture overflow occurred. COV must be reset with software.
				0b = No capture overflow occurred
				1b = Capture overflow occurred
0	CCIFG	RW	0h	Capture/compare interrupt flag 0b = No interrupt pending
				1b = Interrupt pending

# Timer A Register – TAxEX0

Table 17-9. TAXEX0 Register Description

Bit	Field	Type	Reset	Description
15-3	Reserved	R	0h	Reserved. Reads as 0.
2-0	TAIDEX	RW	Oh	Input divider expansion. These bits along with the ID bits select the divider for the input clock.  000b = Divide by 1  001b = Divide by 2  010b = Divide by 3  011b = Divide by 4  100b = Divide by 5  101b = Divide by 6  110b = Divide by 7  111b = Divide by 8

```
void (*TimerA2Task)(void);
void TimerA2_Init(void(*task)(void), uint16_t period) {
    TimerA2Task = task;
    TIMER_A2->CTL = 0x0280;
    TIMER_A2->CCTL[0] = 0x0010;
    TIMER_A2->CCR[0] = (period - 1);
    TIMER_A2->EX0 = 0x0005;
    NVIC->IP[3] = (NVIC->IP[3]&0xFFFFFF00)|0x00000040;
    NVIC->ISER[0] = 0x00001000;
    TIMER_A2->CTL |= 0x0014;
}
```

```
TIMER_A2->CTL = 0x0280
-> TIMER_A2->CTL = 0b 0000 0010 1000 0000

7~6 bit : 1/4 input divider

9~8 bit : timer clock source, SMCLK = 12MHz
```

```
void (*TimerA2Task)(void);
void TimerA2_Init(void(*task)(void), uint16_t period) {
    TimerA2Task = task;
    TIMER_A2->CTL = 0x0280;
    TIMER_A2->CCTL[0] = 0x0010;
    TIMER_A2->CCR[0] = (period - 1);
    TIMER_A2->EX0 = 0x0005;
    NVIC->IP[3] = (NVIC->IP[3]&0xFFFFFF00)|0x00000040;
    NVIC->ISER[0] = 0x00001000;
    TIMER_A2->CTL |= 0x0014;
}
```

```
TIMER_A2->CCTL = 0x0010
-> TIMER_A2->CCTL = 0b 0000 0000 0001 0000

8 bit : compare mode
4 bit : enable compare interrupt
```

```
void (*TimerA2Task)(void);
void TimerA2_Init(void(*task)(void), uint16_t period) {
    TimerA2Task = task;
    TIMER_A2->CTL = 0x0280;
    TIMER_A2->CCTL[0] = 0x0010;
    TIMER_A2->CCR[0] = (period - 1);
    TIMER_A2->EX0 = 0x0005;
    NVIC->IP[3] = (NVIC->IP[3]&0xFFFFFF00)|0x00000040;
    NVIC->ISER[0] = 0x00001000;
    TIMER_A2->CTL |= 0x0014;
}
```


TIMER\_A2->CCR[0] : compare match value when the counter meets CCR[0], interrupt occurs

TIMER\_A2->EX0: input divider 2

```
void (*TimerA2Task)(void);
void TimerA2_Init(void(*task)(void), uint16_t period) {
    TimerA2Task = task;
    TIMER_A2->CTL = 0x0280;
    TIMER_A2->CCTL[0] = 0x0010;
    TIMER_A2->CCR[0] = (period - 1);
    TIMER_A2->EX0 = 0x0005;
    NVIC->IP[3] = (NVIC->IP[3]&0xFFFFFF00)|0x00000040;
    NVIC->ISER[0] = 0x00001000;
    TIMER_A2->CTL |= 0x0014;
}
```

```
TIMER_A2->CTL |= 0x0014
-> TIMER_A2->CTL |= 0b 0000 0000 0001 0100

5~4 bit : up mode, increment counter
2 bit : clear TA0R register
```



Resolution = 
$$\frac{1}{\text{Clock Source}} * (\text{input divider}) * (EX0 + 1)$$
  
=  $\frac{1}{12\text{MHz}} * (4) * (5 + 1) = 2\text{us}$ 

## **Timer Interrupt Handler**

```
void TA2_0_IRQHandler(void){
   TIMER_A2->CCTL[0] &= ~0x0001;
   (*TimerA2Task)();
}
```

### TIMER\_A2->CCTL[0] &= ~0x0001;

- -> send ack to the timer
- -> If the timer does not receive an ack, the timer continuously send an interrupt

```
void task() {
    printf("interrupt occurs!\n");
}
int main(void) {
    Clock_Init48MHz();
    TimerA2_Init(&task, 50000);
    while(1) {};
}
```

# **Notice**

- The final exam is on 12/5.
- You can take the device from today.
  - If you took it, you have to bring it in next week's
- But if you lose it, you get an F. Please take good care of it so that it doesn't get lost.
  - (Please take care of it after consultation with the team, and if you lose it, all the team members are responsible.)
- If you find it difficult to store or manage it, you can return it to the teaching assistant.
- If you do not understand or have any difficulties, or if you have any other questions, please feel free to contact the teaching assistant via e-mail.
- Likewise, if you want to use it separately, you can contact the assistant by email.
  - In this case, we need to adjust the schedule, so please tell us the date and time you want to use it.
- <u>adsll156@hanyang.ac.kr</u>(Kim Jin Hwan)
- qkenr7895@naver.com(Kim Tae Wook)