## 1. Description


### 1.1. Project

Project Name	TOE_ENG
Board Name	custom
Generated with:	STM32CubeMX 5.4.0
Date	12/01/2019

### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F427/437
MCU name	STM32F427IIHx
MCU Package	UFBGA176
MCU Pin number	201

### 2. Pinout Configuration



UFBGA176 +25 (Top view)

# 3. Pins Configuration


Pin Number			Alternate	Label
UFBGA176	(function after		Function(s)	
	reset)			
A5	PB8	I/O	CAN1_RX	
A6	PB5	I/O	CAN2_RX	
B4	PB9	I/O	CAN1_TX	
B5	PB7	I/O	USART1_RX	
B6	PB6	I/O	CAN2_TX	
B11	PD6	I/O	USART2_RX	
C1	VBAT	Power		
C5	VDD	Power		
C6	PDR_ON	Reset		
C7	VDD	Power		
C8	VDD	Power		
C9	VDD	Power		
C11	PD5	I/O	USART2_TX	
D5	VSS	Power		
D6	воото	Boot		
D7	VSS	Power		
D8	VSS	Power		
D9	VSS	Power		
E14	PI0 *	I/O	GPIO_Input	INA
E15	PA9	I/O	USART1_TX	
F2	VSS	Power		
F3	VDD	Power		
F6	VSS	Power		
F7	VSS	Power		
F8	VSS	Power		
F9	VSS	Power		
F10	VSS	Power		
F12	VSS	Power		
F13	VCAP_2	Power		
G1	PH0/OSC_IN	I/O	RCC_OSC_IN	
G2	VSS	Power		
G3	VDD	Power		
G6	VSS	Power		
G7	VSS	Power		
G8	VSS	Power		
G9	VSS	Power		

Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
0120/1110	reset)		r directori(e)	
G10	·			
G12	VSS	Power Power		
G13	VDD	Power		
H1	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
H6	VSS	Power	KCC_03C_001	
H7	VSS	Power		
H8	VSS	Power		
H9	VSS	Power		
H10	VSS	Power		
H12	VSS	Power		
H13	VDD	Power		
H14	PG8 *	I/O	GPIO_Output	
J1	NRST	Reset	01 10_0utput	
J6	VSS	Power		
J7	VSS	Power		
J8	VSS	Power		
J9	VSS	Power		
J10	VSS	Power		
J12	VDD	Power		
J13	VDD	Power		
J14	PG7 *	I/O	GPIO_Output	
J15	PG6 *	1/0	GPIO_Output	
K1	PF7	I/O	SPI5_SCK	
K4	VDD	Power	3F13_3CK	
K6	VSS	Power		
K7	VSS			
K8	VSS	Power		
K9	VSS	Power Power		
K10	VSS			
K12	PH12 *	Power I/O	GPIO_Input	INB
K13	PG5 *	1/0	GPIO_Output	IIND
K14	PG4 *	1/0	GPIO_Output	
K15	PG3 * PF9	1/0	GPIO_Output	
L2		1/0	SPI5_MOSI	
L3	PF8	I/O Paget	SPI5_MISO	
L4	BYPASS_REG	Reset	CDIO Innut	INIC
L12	PH11 *	1/0	GPIO_Input	INC
L15	PG2 *	I/O Power	GPIO_Output	
M1	VSSA	Power		

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
M7	PG1 *	I/O	GPIO_Output	
M8	VSS	Power		
M9	VSS	Power		
M10	VCAP_1	Power		
M11	PH6	I/O	TIM12_CH1	
N1	VREF-	Power		
N8	VDD	Power		
N9	VDD	Power		
N10	VDD	Power		
P1	VREF+	Power		
P10	PE11 *	I/O	GPIO_Output	
R1	VDDA	Power		
R7	PF14 *	I/O	GPIO_Output	

<sup>\*</sup> The pin is affected with an I/O function

### 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value		
Project Name	TOE_ENG		
Project Folder	E:\RM2020\RM_ENGINEER\TOE_ENG		
Toolchain / IDE	MDK-ARM V5		
Firmware Package Name and Version	STM32Cube FW_F4 V1.24.1		

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F427/437
MCU	STM32F427IIHx
Datasheet	024030_Rev9

#### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

# 7. IPs and Middleware Configuration 7.1. CAN1

mode: Mode

#### 7.1.1. Parameter Settings:

#### **Bit Timings Parameters:**

Prescaler (for Time Quantum) 3 \*

Time Quantum 71.42857142857143 \*

Time Quanta in Bit Segment 1 9 Times \*
Time Quanta in Bit Segment 2 4 Times \*

ReSynchronization Jump Width 1 Time

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Automatic Wake-Up Mode

Automatic Retransmission

Disable

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

**Advanced Parameters:** 

Operating Mode Normal

#### 7.2. CAN2

mode: Mode

#### 7.2.1. Parameter Settings:

#### **Bit Timings Parameters:**

Prescaler (for Time Quantum)

Time Quantum 71.42857142857143 \*

Time Quanta in Bit Segment 1 9 Times \*
Time Quanta in Bit Segment 2 4 Times \*

ReSynchronization Jump Width 1 Time

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Automatic Wake-Up Mode

Automatic Retransmission

Disable

Disable

Receive Fifo Locked Mode Disable
Transmit Fifo Priority Disable

**Advanced Parameters:** 

Operating Mode Normal

#### 7.3. GPIO

#### 7.4. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 7.4.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Disabled

#### 7.5. SPI5

Mode: Full-Duplex Master 7.5.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola
Data Size 8 Bits
First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 128 \*

Baud Rate 656.25 KBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSS Signal Type Software

#### 7.6. SYS

Timebase Source: SysTick

#### 7.7. TIM12

**Channel1: PWM Generation CH1** 

#### 7.7.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value ) 0

Internal Clock Division (CKD)

auto-reload preload

Disable

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

#### 7.8. USART1

**Mode: Asynchronous** 

#### 7.8.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 100000 \*

Word Length 8 Bits (including Parity)

Parity Even \*

Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive Only \*

Over Sampling 16 Samples

7.9. **USART2** 

**Mode: Asynchronous** 

7.9.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

7.10. FREERTOS

Interface: CMSIS\_V1

7.10.1. Config parameters:

API:

FreeRTOS API CMSIS v1

**Versions:** 

FreeRTOS version 10.0.1 CMSIS-RTOS version 1.02

Kernel settings:

USE\_RECURSIVE\_MUTEXES

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

TICK\_RATE\_HZ 1000

MAX\_PRIORITIES 7

MINIMAL\_STACK\_SIZE 128

MAX\_TASK\_NAME\_LEN 16

USE\_16\_BIT\_TICKS Disabled

IDLE\_SHOULD\_YIELD Enabled

USE\_MUTEXES Enabled

Disabled

USE\_COUNTING\_SEMAPHORES Disabled
QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG Disabled
ENABLE\_BACKWARD\_COMPATIBILITY Enabled
USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled
USE\_TICKLESS\_IDLE Disabled
USE\_TASK\_NOTIFICATIONS Enabled
RECORD\_STACK\_HIGH\_ADDRESS Disabled

#### Memory management settings:

Memory Allocation Dynamic / Static

TOTAL\_HEAP\_SIZE 15360

Memory Management scheme heap\_4

#### **Hook function related definitions:**

USE\_IDLE\_HOOK Disabled

USE\_TICK\_HOOK Disabled

USE\_MALLOC\_FAILED\_HOOK Disabled

USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled

CHECK\_FOR\_STACK\_OVERFLOW Option1 \*

#### Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Disabled

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

#### 7.10.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled

uxTaskPriorityGet Enabled

vTaskDelete Enabled

vTaskCleanUpResources Disabled

vTaskSuspend Enabled

vTaskDelayUntil Enabled\*

vTaskDelay Enabled

xTaskGetSchedulerState	Enabled
xTaskResumeFromISR	Enabled
xQueueGetMutexHolder	Disabled
xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Disabled
xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled

<sup>\*</sup> User modified value

# 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
CAN1	PB8	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB9	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
CAN2	PB5	CAN2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB6	CAN2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
RCC	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI5	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF8	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
TIM12	PH6	TIM12_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PB7	USART1_RX	Alternate Function Push Pull	Pull-up	Very High	
	PA9	USART1_TX	Alternate Function Push Pull	Pull-up	Very High	
USART2	PD6	USART2_RX	Alternate Function Push Pull	Pull-up	Very High	
	PD5	USART2_TX	Alternate Function Push Pull	Pull-up	Very High	
GPIO	PI0	GPIO_Input	Input mode	Pull-up *	n/a	INA
	PG8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PG7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PG6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PH12	GPIO_Input	Input mode	Pull-up *	n/a	INB
	PG5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PG4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

# TOE\_ENG Project Configuration Report

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
	PG3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PH11	GPIO_Input	Input mode	Pull-up *	n/a	INC
	PG2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PG1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PF14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

### 8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART1_RX	DMA2_Stream2	Peripheral To Memory	Low
USART2_RX	DMA1_Stream5	Peripheral To Memory	Low

#### USART1\_RX: DMA2\_Stream2 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

#### USART2\_RX: DMA1\_Stream5 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Byte
Memory Data Width: Byte

### 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream5 global interrupt	true	5	0
CAN1 TX interrupts	true	5	0
CAN1 RX0 interrupts	true	5	0
USART1 global interrupt	true	5	0
USART2 global interrupt	true	5	0
DMA2 stream2 global interrupt	true	5	0
CAN2 TX interrupts	true	5	0
CAN2 RX0 interrupts	true	5	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
CAN1 RX1 interrupt	unused		
CAN1 SCE interrupt	unused		
TIM8 break interrupt and TIM12 global interrupt	unused		
CAN2 RX1 interrupt	unused		
CAN2 SCE interrupt	unused		
FPU global interrupt	unused		
SPI5 global interrupt	unused		

#### \* User modified value

9. Software Pack Report	9.	<b>Software</b>	<b>Pack</b>	Report
-------------------------	----	-----------------	-------------	--------