Solo HDTC HDMI

Variant: [No Variations]

2/25/2015 V4

RELEASED - 23-JAN-2015

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	HDMI INPUT	21	POWER SEQUENCING	31	
2	BLOCK DIAGRAM	12	HDMI, HDMI OUTPUT	22	DOC REVISION HISTORY	32	
3	CPU - DDR3, DDR3 MEM	13	PCIE MINI	23		33	
4	CPU - PCIE, USB	14	USB DEBUG	24		34	
5	CPU - CSI, HDMI OUT	15	SD SLOT	25		35	
6	CPU - AUDIO, SPI, I2C, GPIO	16	UARTS	26		36	
7	CPU - SD, UART	17	HEADER, SPI, LEDS, EEPROM	27		37	
8	CPU - JTAG, CONTROL	18	PWR INPUT, 3V3, 1V375, 3V0 ALV	W 28		38	
9	CPU - POWER	19	PWR 2V5, 1V5	29		39	
10	CPU - UNUSED	20	MECHANICAL	30		40	

DESIGN CONSIDERATIONS


DESIGN NOTE: Example text for informational design notes .


DESIGN NOTE: Example text for cautionary design notes. DESIGN NOTE: Example text for critical design notes.

LAYOUT NOTE: Example text for critical layout guidelines.


DESIGN NOTE: Example text for debug notes


(c) 2014 3D F	obotics www.3drobotics.com	CONFIDENTAL. Do not distribute
Title:	Solo HDTC HDMI	Variant: [No Variations]
Page Contents:	[01] - COVER PAGE.Sch	oc Checked by
Size:	DWG NO	Revision: V4
Date: 2/25/20	15	Sheet 1 of 23
	_	





CPU - PCIE, USB






1

2

(c) 2014 3D R	obotics www.3drobotics.com	CONFIDENTAL. Do not distribut
Title:	Solo HDTC HDMI	Variant: [No Variations]
Page Contents:	[04] - CPU - PCIE, USB.SchDoc	Checked by
San	DWG NO	Revision: V4
Date: 2/25/201	5	Sheet 4 of 23



2


1


Date: 2/25/2015


Sheet 5 of 23

CPU - AUDIO, SPI, I2C, GPIO

SPI, GPIO









(c) 2014 3D R	tobotics www.3drobotics.com	CONFIDENTAL. Do not distribut				
Title:	Solo HDTC HDMI	Variant: [No Variations]				
Page Contents:	[06] - CPU - AUDIO, SPI, 12C,	GPIO.SchDoc	Checked by			
Size:	DWG NO		Revision: V4			
Date: 2/25/201	15	Sheet 6	of 23			

CPU - SD, UART




UART




(c) 2014 3D Robotics www.3drobotics.com		CONFIDENTAL. I	CONFIDENTAL. Do not distribute			
Title:	Solo HDTC HDMI	Variant: [No Variations]				
Page Contents:	[07] - CPU - SD, UART.SchDoc		Checked by			
Size	DWG NO		Revision: V4			
Date: 2/25/201	5	Sheet 7	of 23			

CPU - JTAG, CONTROL CONTROL DESIGN NOTE: PMIC_ON_REQ: 1 or high Z = ON 0 = OFF TEST_MODE TCU TEST MODE SNVS TAMPER TP3 TP 25MILC PMIC STBY REQ ENET RX EN/ESALTX CLK/SPDIF EXT CLK/<GPIOL 1025EIM_ADDR25>/ECSP14_SSI/ECSP12_RDY/IPU1_DH1_PIN12/IPU1_DH0_D1_CS/GPIO5_1002/HDMI_TX_CEC_LINE/EPDC_DATA15/EIM_ACLK_FREERUN DESIGN NOTE: Pins GPIO2_IO22 & 21 used to DESIGN NOTE: USER_LED and USER_BUTTON config in software first. DESIGN NOTE: WD_OUT configure in software first. KEY_COL5 / ENET_1588_EVENT0_OUT / SPDIF_OUT / CCM_CLKO1 / ECSPI1_RDY / <GPI04_1005> / ENET_TX_ESAI_TX_FS / KEY_ROW6 / <GPI01_1002> / SD2_WP / MLB_DATA <EIM_ADDR17>/IPU1_DISP1_DATA12/IPU1_CSI1_DATA12/GPI02_I021/SRC_BOOT_CFG17/EPDC_PWR_STAT -EIM_ADDR16>/IPU1_DII_DISP_CLK/IPU1_CSI1_PIXCLK/GPI02_I022/SRC_BOOT_CFG16/EPDC_DATA00 DESIGN NOTE: Beand version: (GP)02_J022 & 21) 00 - Composite input 01 - HDMI Input 10 - HDMI Output 11 - extended board version number, be defined in future if needed) DESIGN NOTE: Resistor R37 from CPU_XTALO to GND is required to comect a known 26M slow starting issue present on some 8MG gart. Please refer to the i.MX 8 Processor Errata, issue # ERR005777 for more details. DESIGN NOTE: from Design Guide: TEST_MODE pull down internally - external not required BOOT MODE[1:0]: 00 Boot from fuses 01 Serial downloader 10 Boot from board settings 11 Reserved RESET +3V0 ALWAYS DESIGN NOTE: from Design Guide: JTAG_MOD use pulldown 18 or fie to GND **JTAG** DESIGN NOTE: from Design Guide: pullup not required JTAG TDO: no use of external PU/PD WD OUT R71 WD OUT R 0R R36 DESIGN NOTE: RSTOLITA and VID_IN_CSI0_RSTn should be controlled by processor GPIO, but has to be supported by software first. Temporarily we use the POR to reset peripherals. DESIGN NOTE: If HDMI Receiver is not used, fit R35 and do not fit R36. Cannot open file 3D_Robotics_Logo.bmp Solo HDTC HDMI [08] - CPU - JTAG, CONTROL SchDoc Date: 2/25/2015 1 2



CPU - UNUSED PINS

MISC



ETHERNET

| LIMKS - ROMIT | LIMKS - ROMI


1

2

MMC-CARD



SATA



(c) 2014 3D K	obotics www.3drobotics.com	CONFIDENTAL. De	not distribu
Title:	Solo HDTC HDMI	Variant: [No Variations]	
Page Contents:	[10] - CPU - UNUSED SchD	se C	hecked by
Sac	DWG NO		Revision: V4
Date: 2/25/201	5	Sheet 10 of	23

2 **HDMI Input** +1V8 FB3 +1V8 DVDD DESIGN NOTE: VID_IN_CSI0_INT1 set in software as open drain by default. INT1 HPA_A / INT2 ClassName: VID_IN_CSI - i) Net Class +5V_HDMI_CON OR RIO4 HDMI_IN_RXA_5V DESIGN NOTE: Fit the series resistors after the software is updated (e.g. set the CPU Audio as slave). +1V8 18, 8 POK 3V GWD GWD DESIGN NOTE: SS sets the regulator output soft-start ramp time: - C36 not fitted: 0.1ms - C36 fitted: 5ms TPS74801DRCR Cannot open file 3D_Robotics_Logo.bmp (c) 2014 3D Robotics www.3drobotics.com CONFIDENTAL. Do not distribute Solo HDTC HDMI [11] - HDMI INPUT.SchDoc Date: 2/25/2015 Sheet 11 of 23

1

2

3


4


5

7


HDMI, HDMI Output

HDMI Routing





HDMI Connector




1

2

(c) 2014 3D R	CONFIDENTA	CONFIDENTAL. Do not distribu				
Title:	Solo HDTC HDMI	Variant: [No Variations]				
Page Contents:	[12] - HDMI, HDMI OUTPU	T.SchDoc	CI	necked by		
Star	DWG NO			Revision: V4		
Date: 2/25/201	15	Sheet []	g of	23		

PCIE MINI

PCIe Mini



LAYOUT NOTE: This is a stand off slot. The maximu allowed componennt height in the PCIe Mini Card area is 2.2mm.

LAYOUT NOTE:
Distance between PCle Mini
connector (center of the bigger hole
and mounting hole MH6:
X = 48.05
Y = 0.4 mm

PCIe Card Mounting Holes




PCIe Mini 1 Card for 3D Model





PCIe Card Mounting Accessories



(c) 2014 3	D Robot	ics www.3drobotics.com	C	ONFIDENTAL. D	o not distribute.
Title:	So	lo HDTC HDMI		ariant: No Variations]	
Page Content	i= [1:	B] - PCIE MINI SchDoc		(hecked by
Size		DWG NO			Revision: V4
Date: 2/25	2015			Sheet 13 o	23










HEADER, SPI, LEDS, EEPROM


MISC HEADERS






DESIGN NOTE: Recommendation: To prevent inserting Header J1 the wrong way, we recommend to make the pin 22 as a KEY. Removalcu at pin 22 from the header and blind the hole in the apposite connector.







EEPROM



POWER LED



USER DEFINED LED




DESIGN NOTE: Do not fit these LEDs in production.

(c) 2014 3D Robotics www.3drobotics.com				CONFIDENTAL. Do not distribute.				
Title:	Solo HDTC HDMI	Variant [No Va	riatio	ons]				
Page Contents:	Page Contents: [17] - HEADER, SPI, LEDS, EEPRON				Ch	necked by		
Size	DWG NO					Revision: V4		
Date: 2/25/2015		9	eet	17	d	23		

POWER INPUT, +3.3V, +1.375V, +3.0_ALWAYS

POWER INPUT




4

+3V0 Always

2


1



Title:	Solo HDTC HDMI	Variant [No Variations]
Page Contents:	TIST PWR INPUT 3V3 1V37	3V0 ALWAYS SchDoc Checked by
.,	[10]	Revision

POWER +2.5V, +1.5V

+2V5, +1V5



1

2

(c) 2014 3D R	obotics www.3drobotics.com	CONFIDENTAL. Do not distribut
Title:	Solo HDTC HDMI	Variant: [No Variations]
Page Contents:	[19] - PWR 2V5, 1V5.SchDoc	Checked by
Size:	DWG NO	Revision: V4
Date: 2/25/201	5	Sheet 19 of 23


MECHANICAL

TESTPOINT



MOUNTING HOLES

4



FIDUCIALS



PCB



12C USAGE AND ADDRESS TABLE

1

NAME	PERIPHERAL	ADDRESS
12C1	On Connector	
<i>12C2</i>	HDMI	0x60 , 0xA1
	HDMI Receiver DDCA (Optional)	0xA0, 0x74
	PCIE Mini Card	
12C3	HDMI Receiver Control	0x98 / 0x99
	EEPROM	0xAE / 0xAF

2

Varia [No	nt Variatio	ons]		
			Ch	ecked by
				Revision: V4
	Sheet	20	d	23
	т	Sheet	Sheet 20	Sheet 20 of

CPU - POWER SEQUENCING

OTHER POWERS	LEVEL	FROM	USED BY
+DDR_VREF	0V75	+1V5_DDR	ref. for DDR memories, gen. with volt. divider
+1V2_VDD_ARM_CAP	1V2	iMX	cpu, core caps
+1V1_VDDSOC_CAP	1V1	iMX	core caps, cpu-sata, cpu-pcie, cpu-hdmi

CONTROLED	BY NAME	LEVEL	USED BY	0	1	2	3	4	5 POWER UP SEQUENCE
POK_3V3	+1V8	1V8	HDMI input						
POK_2V5	+3V3	3V3	cpu, chips, pull up					/	
POK_1V5	+2V5	2V5	сри				/		
POK_1V375	+1V5_DDR	1V5	cpu, memory, PCIE mini			/			
EN_1V375	+1V375	1V375	cpu, cpu core voltages		/				
+VIN	+3V0_ALWAYS	3V0	cpu, supervisor, pull up						
	+5V	5V	cpu usb, hdmi, 5V uart, PCIE mini						
	+VIN	7V-24V	switching power supplies						

TIME

(c) 2014 3D R	CONFIDE	CONFIDENTAL. Do not distribu						
Title:	So	lo HDTC HDMI	Variant: [No Variati	ons]				
Page Contents:	[2] - POWER SEQUENCING SchD	oc		Ch	ecked by		
Size		DWG NO				Revision: V4		
Date: 2/25/201	5		Sheet	21	d	23		

