

Dual/Quad Zero-Drift Operational Amplifiers

FEATURES

- Maximum Offset Voltage of 3µV
- Maximum Offset Voltage Drift of 30nV/°C
- Small Footprint, Low Profile MS8/GN16 Packages
- Single Supply Operation: 2.7V to ±5.5V
- Noise: 1.5µV_{P-P} (0.01Hz to 10Hz Typ)
- Voltage Gain: 140dB (Typ)
- PSRR: 130dB (Typ)
- CMRR: 130dB (Typ)
 Swands Courset 0.75mg
- Supply Current: 0.75mA (Typ) per Amplifier
- Extended Common Mode Input Range
- Output Swings Rail-to-Rail
- Operating Temperature Range 40°C to 125°C
- Available in 3mm × 3mm × 0.8mm DFN Package

APPLICATIONS

- Thermocouple Amplifiers
- Electronic Scales
- Medical Instrumentation
- Strain Gauge Amplifiers
- High Resolution Data Acquisition
- DC Accurate RC Active Filters
- Low Side Current Sense

DESCRIPTION

The LTC $^{\circ}$ 2051/LTC2052 are dual/quad zero-drift operational amplifiers available in the MS8 and SO-8/GN16 and S14 packages. For space limited applications, the LTC2051 is available in a 3mm \times 3mm \times 0.8mm dual fine pitch leadless package (DFN). They operate from a single 2.7V supply and support \pm 5V applications. The current consumption is 750µA per op amp.


The LTC2051/LTC2052, despite their miniature size, feature uncompromising DC performance. The typical input offset voltage and offset drift are $0.5\mu V$ and $10nV/^{\circ}C$. The almost zero DC offset and drift are supported with a power supply rejection ratio (PSRR) and common mode rejection ratio (CMRR) of more than 130dB.

The input common mode voltage ranges from the negative supply up to typically 1V from the positive supply. The LTC2051/LTC2052 also have an enhanced output stage capable of driving loads as low as $2k\Omega$ to both supply rails. The open-loop gain is typically 140dB. The LTC2051/LTC2052 also feature a $1.5\mu V_{P-P}$ DC to 10Hz noise and a 3MHz gain-bandwidth product.


7, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

High Performance Low Cost Instrumentation Amplifier



Input Referred Noise 0.1Hz to 10Hz






ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	
LTC2051/LTC2052	7V
LTC2051HV/LTC2052HV	12V
Input Voltage (Note 5) (V + + 0.3V) to (V	$'^ 0.3V)$
Output Short-Circuit Duration	Indefinite

Operating Temperature Range	-40°C to	125°C
Specified Temperature Range (Note 3)	-40°C to	125°C
Storage Temperature Range	-65°C to	150°C
DD Package	-65°C to	125°C
Lead Temperature (Soldering, 10 sec)		300°C

PACKAGE/ORDER INFORMATION




Order Options Tape and Reel: Add #TR

Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/

Consult LTC Marketing for parts specified with wider operating temperature ranges.



PACKAGE/ORDER INFORMATION



AVAILABLE OPTIONS

PART NUMBER	AMPS/PACKAGE	SPECIFIED TEMP RANGE	SPECIFIED VOLTAGE	PACKAGE
LTC2051CDD	2	0°C to 70°C	3V, 5V	DD
LTC2051CS8	2	0°C to 70°C	3V, 5V	SO-8
LTC2051CMS8	2	0°C to 70°C	3V, 5V	8-Lead MSOP
LTC2051CMS10	2	0°C to 70°C	3V, 5V	10-Lead MSOP
LTC2051HVCDD	2	0°C to 70°C	3V, 5V, ±5V	DD
LTC2051HVCS8	2	0°C to 70°C	3V, 5V, ±5V	SO-8
LTC2051HVCMS8	2	0°C to 70°C	3V, 5V, ±5V	8-Lead MSOP
LTC2051HVCMS10	2	0°C to 70°C	3V, 5V, ±5V	10-Lead MSOP
LTC2051IDD	2	-40°C to 85°C	3V, 5V	DD
LTC2051IS8	2	-40°C to 85°C	3V, 5V	SO-8
LTC2051IMS8	2	-40°C to 85°C	3V, 5V	8-Lead MSOP
LTC2051IMS10	2	-40°C to 85°C	3V, 5V	10-Lead MSOP
LTC2051HVIDD	2	-40°C to 85°C	3V, 5V, ±5V	DD
LTC2051HVIS8	2	-40°C to 85°C	3V, 5V, ±5V	SO-8
LTC2051HVIMS8	2	-40°C to 85°C	3V, 5V, ±5V	8-Lead MSOP
LTC2051HVIMS10	2	-40°C to 85°C	3V, 5V, ±5V	10-Lead MSOP
LTC2051HS8	2	-40°C to 125°C	3V, 5V	SO-8
LTC2051HMS8	2	-40°C to 125°C	3V, 5V	8-Lead MSOP
LTC2051HVHS8	2	-40°C to 125°C	3V, 5V, ±5V	SO-8
LTC2051HVHMS8	2	-40°C to 125°C	3V, 5V, ±5V	8-Lead MSOP
LTC2052CS	4	0°C to 70°C	3V, 5V	14-Lead SO
LTC2052CGN	4	0°C to 70°C	3V, 5V	16-Lead SSOP
LTC2052HVCS	4	0°C to 70°C	3V, 5V, ±5V	14-Lead SO
LTC2052HVCGN	4	0°C to 70°C	3V, 5V, ±5V	16-Lead SSOP



AVAILABLE OPTIONS

PART NUMBER	AMPS/PACKAGE	SPECIFIED TEMP RANGE	SPECIFIED VOLTAGE	PACKAGE
LTC2052IS	4	-40°C to 85°C	3V, 5V	14-Lead SO
LTC2052IGN	4	-40°C to 85°C	3V, 5V	16-Lead SSOP
LTC2052HVIS	4	-40°C to 85°C	3V, 5V, ±5V	14-Lead SO
LTC2052HVIGN	4	-40°C to 85°C	3V, 5V, ±5V	16-Lead SSOP
LTC2052HS	4	-40°C to 125°C	3V, 5V	14-Lead SO
LTC2052HGN	4	-40°C to 125°C	3V, 5V	16-Lead SSOP
LTC2052HVHS	4	-40°C to 125°C	3V, 5V, ±5V	14-Lead SO
LTC2052HVHGN	4	-40°C to 125°C	3V, 5V, ±5V	16-Lead SSOP

ELECTRICAL CHARACTERISTICS (LTC2051/LTC2052, LTC2051HV/LTC2052HV) The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 3V$, 5V unless otherwise noted. (Note 3)

				2051C/LTC2		1.700	05411/1 700	05011	
PARAMETER	CONDITIONS		MIN	2051I/LTC2(TYP	MAX	MIN	051H/LTC2 TYP	U52H MAX	UNITS
Input Offset Voltage	(Note 2)		101114	±0.5	±3	IVIII	±0.5	±3	μV
Average Input Offset Drift	(Note 2)	•		0.01	±0.03		0.01	±0.05	μV/°C
Long-Term Offset Drift	(11010 2)	<u> </u>		50			50		nV/√mo
Input Bias Current (Note 4)	V _S = 3V			±8	±50		±8	±50	рА
input blus outrent (Note 1)	$V_S = 3V$	•		20	±100		_0	±3000	pA
	V _S = 5V			±25	±75		±25	±75	pA
	$V_S = 5V$	•			±150			±3000	pA
Input Offset Current (Note 4)	$V_S = 3V$				±100			±100 ±700	pA
	V _S = 3V	•			±150				pA
	$V_S = 5V$ $V_S = 5V$	•			±150 ±200			±150 ±700	pA pA
Input Noise Voltage	$R_S = 100\Omega$, DC to 10Hz			1.5			1.5		μV _{P-P}
Common Mode Rejection Ratio	$V_{CM} = GND \text{ to } V^+ - 1.3,$		115	130		115	130		dB
	$V_S = 3V$	•	110	130		110	130		dB
	$V_{CM} = GND \text{ to } V^+ - 1.3,$		120	130		120	130		dB
	V _S = 5V	•	115	130		115	130		dB
Power Supply Rejection Ratio			120 115	130 130		120 115	130 130		dB dB
Large-Signal Voltage Gain	$R_1 = 10k, V_S = 3V$		120	140		120	140		dB
Large-Signal Voltage Gain		•	115	140		115	140		dB
	$R_L = 10k, V_S = 5V$		125	140		125	140		dB
		•	120	140		120	140		dB
Output Voltage Swing High	R _L = 2k to GND	•		$V^+ - 0.06$ $V^+ - 0.02$			$V^+ - 0.06$ $V^+ - 0.02$		V V
Output Valtage Curing Law	R _L = 10k to GND		V = 0.05		15	V = 0.05		15	
Output Voltage Swing Low	$R_L = 2k$ to GND $R_L = 10k$ to GND	•		2 2	15 15		2 2	15 15	mV mV
Slew Rate				2			2		V/µs
Gain Bandwidth Product				3			3		MHz
Supply Current (Per Amplifier)	No Load, $V_S = 3V$, $V_{SHDN} = V_{IH}$	•		0.75	1.0		0.75	1.1	mA
	No Load, $V_S = 5V$, $V_{SHDN} = V_{IH}$	•		0.85	1.2		0.85	1.3	mA
Supply Current, Shutdown	$V_{SHDN} = V_{IL}, V_S = 3V$	•		2	5		2	5	μА
	$V_{SHDN} = V_{IL}, V_S = 5V$	•		4	10		4	10	μА

LINEAR TECHNOLOGY **ELECTRICAL CHARACTERISTICS** (LTC2051/LTC2052, LTC2051HV/LTC2052HV) The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = 3V$, 5V unless otherwise noted. (Note 3)

				LTC2051C/LTC2052C LTC2051I/LTC2052I			LTC2051H/LTC2052H		
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Shutdown Pin Input Low Voltage (V _{IL}) Shutdown Pin Input High Voltage (V _{IH})		•	V+-0.5		V ⁻ + 0.5	V+-0.5		V ⁻ + 0.5	V
Shutdown Pin Input Current	$V_{SHDN} = V_{IL}, V_S = 3V$ $V_{SHDN} = V_{IL}, V_S = 5V$	•		-1 -2	-3 -5		-1 -2	-3 -5	μ Α μ Α
Internal Sampling Frequency				7.5			7.5		kHz

(LTC2051HV/LTC2052HV) The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_S = \pm 5$ V unless otherwise noted. (Note 3)

			LTC2051C/LTC2052C LTC2051I/LTC2052I			LTC2051H/LTC2052H			
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	(Note 2)			±1	±3		±1	±3	μV
Average Input Offset Drift	(Note 2)	•		0.01	±0.03		0.01	±0.05	μV/°C
Long-Term Offset Drift				50			50		nV/√mo
Input Bias Current (Note 4)		•		±90	±150 ±300		±90	±150 ±3000	pA pA
Input Offset Current (Note 4)		•			±300 ±500			±300 ±700	pA pA
Input Noise Voltage	$R_S = 100\Omega$, DC to 10Hz			1.5			1.5		μV_{P-P}
Common Mode Rejection Ratio	$V_{CM} = V^- \text{ to } V^+ - 1.3$	•	125 120	130 130		125 120	130 130		dB dB
Power Supply Rejection Ratio		•	120 115	130 130		120 115	130 130		dB dB
Large-Signal Voltage Gain	R _L = 10k	•	125 120	140 140		125 120	140 140		dB dB
Maximum Output Voltage Swing	R _L = 2k to GND R _L = 10k to GND	•	±4.75 ±4.90	±4.92 ±4.98		±4.50 ±4.85	±4.92 ±4.98		V
Slew Rate				2			2		V/µs
Gain Bandwidth Product				3			3		MHz
Supply Current (Per Amplifier)	No Load, V _{SHDN} = V _{IH}	•		1	1.5		1	1.5	mA
Supply Current, Shutdown	$V_{SHDN} = V_{IL}$	•		15	30		15	30	μА
Shutdown Pin Input Low Voltage (V _{IL}) Shutdown Pin Input High Voltage (V _{IH})		•	V + - 0.5		V-+ 0.5	V + - 0.5		V-+0.5	V
Shutdown Pin Input Current	V _{SHDN} = V _{IL}	•		-7	-15		-7	-15	μА
Internal Sampling Frequency				7.5			7.5		kHz

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: These parameters are guaranteed by design. Thermocouple effects preclude measurements of these voltage levels during automated testing.

Note 3: All versions of the LTC2051/LTC2052 are designed, characterized and expected to meet the extended temperature limits of –40°C and 125°C. The LTC2051C/LTC2052C/LTC2051HVC/LTC2052HVC are guaranteed to meet the temperature limits of 0°C and 70°C. The LTC2051I/LTC2052I/LTC2051HVI/LTC2052HVI are guaranteed to meet temperature limits of –40°C and 85°C. The LTC2051H/LTC2051HVH and LTC2052H/LTC2052HVH

are guaranteed to meet the temperature limits of –40°C and 125°C.


Note 4: The bias current measurement accuracy depends on the proximity of the negative supply bypass capacitors to the device under test. Because of this, only the bias current of channel B (LTC2051) and channels A and B (LTC2052) are 100% tested to the data sheet specifications. The bias currents of the remaining channels are 100% tested to relaxed limits, however, their values are guaranteed by design to meet the data sheet limits.


Note 5: This parameter is guaranteed to meet specified performance through design and characterization. It has not been tested.


Note 6: The θ_{JA} specified for the DD package is with minimal PCB heat spreading metal. Using expanded metal area on all layers of a board reduces this value.




TYPICAL PERFORMANCE CHARACTERISTICS














Output Swing
















TYPICAL PERFORMANCE CHARACTERISTICS























APPLICATIONS INFORMATION

Shutdown

The LTC2051 includes a shutdown pin in the 10-lead MSOP. When this active low pin is high or allowed to float, the device operates normally. When the shutdown pin is pulled low, the device enters shutdown mode; supply current drops to $3\mu A$, all clocking stops and the output assumes a high impedance state.

Clock Feedthrough, Input Bias Current

The LTC2051/LTC2052 use autozeroing circuitry to achieve an almost zero DC offset over temperature, common mode voltage and power supply voltage. The frequency of the clock used for autozeroing is typically 7.5kHz. The term clock feedthrough is broadly used to indicate visibility of this clock frequency in the op amp output spectrum. There are typically two types of clock feedthrough in autozeroed op amps like the LTC2051/LTC2052.

The first form of clock feedthough is caused by the settling of the internal sampling capacitor and is input referred; that is, it is multiplied by the closed-loop gain of the op amp. This form of clock feedthrough is independent of the magnitude of the input source resistance or the magnitude of the gain setting resistors. The LTC2051/LTC2052 have a residue clock feedthrough of less than $1\mu V_{RMS}$ input referred at 7.5kHz.

The second form of clock feedthrough is caused by the small amount of charge injection occurring during the sampling and holding of the op amps input offset voltage. The current spikes are multiplied by the impedance seen at the input terminals of the op amp, appearing at the output multiplied by the closed-loop gain of the op amp.

To reduce this form of clock feedthrough, use smaller valued gain setting resistors and minimize the source resistance at the input. If the resistance seen at the inputs is less than 10k, this form of clock feedthrough is less than $1\mu V_{RMS}$ input referred at 7.5kHz, or less than the amount of residue clock feedthrough from the first form previously described.

Placing a capacitor across the feedback resistor reduces either form of clock feedthrough by limiting the bandwidth of the closed-loop gain.

Input bias current is defined as the DC current into the input pins of the op amp. The same current spikes that cause the second form of clock feedthrough previously described, when averaged, dominate the DC input bias current of the op amp below 70°C.

At temperatures above 70°C, the leakage of the ESD protection diodes on the inputs increase the input bias currents of both inputs in the positive direction, while the current caused by the charge injection stays relatively constant. At elevated temperatures (above 85°C) the leakage current begins to dominate and both the negative and positive pin's input bias currents are in the positive direction (into the pins).

Input Pins, ESD Sensitivity

ESD voltages above 700V on the input pins of the op amp will cause the input bias currents to increase (more DC current into the pins). At these voltages, it is possible to damage the device to a point where the input bias current exceeds the maximums specified in this data sheet.

TYPICAL APPLICATION


The dual chopper op amp buffers the inputs of A1 and corrects its offset voltage and offset voltage drift. With the RC values shown, the power-up warm-up time is typically 20 seconds. The step response of the composite amplifier does not present settling tails. The LT®1677 should be used when extremely low noise, VOS and VOS drift are

needed and the input source resistance is low. (For instance a 350Ω strain gauge bridge.) The LT1012 or equivalent should be used when low bias current (100pA) is also required in conjunction with DC to 10Hz low noise, low V_{OS} and V_{OS} drift. The measured typical input offset voltages are less than $1\mu V$.

LINEAR

TYPICAL APPLICATION

Obtaining Ultralow Vos Drift and Low Noise




A1	R1	R2	R3	R4	R5	C1	C2	ē _{IN} (DC − 1Hz)	ē _{IN} (DC − 10Hz)
LT1677	2.49k	3.01k	340k	10k	100k	0.01μF	0.001µF	0.15μV _{P-P}	0.2μV _{P-P}
LT1012	750Ω	57Ω	250k	10k	100k	0.01μF	0.001μF	0.3μV _{P-P}	0.4μV _{P-P}


PACKAGE DESCRIPTION

DD Package 8-Lead Plastic DFN (3mm × 3mm)

(Reference LTC DWG # 05-08-1698)







RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS


- 3. ALL DIMENSIONS ARE IN MILLIMETERS
 A DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
 MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
 5. EXPOSED PAD SHALL BE SOLDER PLATED
 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
 ON TOP AND BOTTOM OF PACKAGE



PACKAGE DESCRIPTION


MS8 Package 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660)



MS Package 10-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1661)




4. DIMENSION DOES NOT INCLUDE INFERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

LINEAR

PACKAGE DESCRIPTION


S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)




GN Package 16-Lead Plastic SSOP (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1641)



S Package 14-Lead Plastic Small Outline (Narrow .150 Inch)






20512fd

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

TYPICAL APPLICATION

Paralleling Amplifiers to Improve Noise



 $\frac{V_{OUT}}{V_{IN}} = 3 \; \frac{R2}{R1} \; ; \; \text{INPUT DC} - 10 \text{Hz NOISE} \cong 0.8 \mu V_{P-P} = \frac{\text{NOISE OF EACH PARALLEL OP AMP}}{\sqrt{3}} \; \\ \frac{20512 \; \text{FOZ}}{20512 \; \text{FOZ}} \; \\ \frac{20512 \; \text{FOZ}}{20512 \; \text{FOZ}} \; \\ \frac{1}{2} \; \frac{1}$

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1051/LTC1053	Precision Zero-Drift Op Amp	Dual/Quad
LTC1151	±15V Zero-Drift Op Amp	Dual High Voltage Operation ±18V
LTC1152	Rail-to-Rail Input and Output Zero-Drift Op Amp	Single Zero-Drift Op Amp with Rail-to-Rail Input and Output and Shutdown
LTC2050	Zero-Drift Op Amp in SOT-23	Single Supply Operation 2.7V to ±5V, Shutdown
LTC2053	Zero-Drift Precision Instrumentation Amp	MS8, 116dB CMRR, Two External Resistors Set Gain
LTC6800	Rail-to-Rail Input and Output Instrumentation Amp	Low Cost, MS8, Two External Resistors Set Gain