

# RAPIDSMITH 2

## A Library for Low-level Manipulation of Vivado Designs at the Cell/BEL Level

### Technical Report and Documentation

Brent Nelson, Travis Haroldsen, Thomas Townsend

NSF Center for High Performance Reconfigurable Computing (CHREC) \*  
Department of Electrical and Computer Engineering  
Brigham Young University  
Provo, UT, 84602

Last Modified: January 5, 2017



---

\*This work was supported in part by the I/UCRC program of the National Science Foundation, grant number 1265957.

## Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
1.1	What is RapidSmith 2? . . . . .	3
1.2	Who Should Use RS2? . . . . .	3
1.3	Why RS2? . . . . .	3
1.4	Which Xilinx Parts does RS2 Support? . . . . .	4
1.5	How is RS2 Different than VPR and VTR? . . . . .	4
1.6	Why Java? . . . . .	4
<b>2</b>	<b>Vivado, RS2, and Tincr</b>	<b>5</b>
2.1	RapidSmith vs. RS2 . . . . .	5
2.2	RS2 Usage Model and Structure . . . . .	7
<b>3</b>	<b>Getting Started</b>	<b>7</b>
3.1	Installation . . . . .	7
3.2	Device Files For Use With RS2 . . . . .	9
<b>4</b>	<b>Example RS2 Programs and Sample Vivado Designs</b>	<b>10</b>
4.1	DeviceBrowser . . . . .	10
4.2	The DesignAnalyzer Test Program . . . . .	11
4.3	The DeviceAnalyzer Test Program . . . . .	12
4.4	Other Test Programs . . . . .	12
4.5	Sample Vivado Designs . . . . .	12
<b>5</b>	<b>Designs in RS2</b>	<b>13</b>
5.1	The Cell Class . . . . .	13
5.2	The CellNet Class . . . . .	14
<b>6</b>	<b>Devices in RS2</b>	<b>15</b>
6.1	Devices in RS2 . . . . .	15
<b>7</b>	<b>Routing in RS2</b>	<b>15</b>
<b>8</b>	<b>Importing/Exporting Designs Between Vivado and RS2</b>	<b>16</b>
<b>9</b>	<b>Bitstreams in RS2</b>	<b>16</b>
<b>10</b>	<b>Legal and Dependencies</b>	<b>17</b>
10.1	RapidSmith Legal Text . . . . .	17
<b>11</b>	<b>Included Dependency Projects</b>	<b>17</b>
<b>12</b>	<b>Appendix</b>	<b>18</b>

# 1 Introduction

## 1.1 What is RapidSmith 2?

The original BYU RapidSmith project began in 2010 with the goal to develop a set of tools and APIs written in Java which would provide academics with an easy-to-use platform to try out experimental CAD ideas and algorithms on modern Xilinx FPGAs. RapidSmith 2 (abbreviated RS2 hereafter) represents a major addition to RapidSmith. Using RS2 you can write custom CAD tools which will:

- export designs from Vivado
- perform analyses on those designs
- make modifications to those designs
- import those designs back into Vivado for further processing or bitstream generation

In addition, you need not start with a Vivado design — you can create a new design from scratch in RS2 and then import it into Vivado.

So, clearly a major addition with RS2 is the ability to work with Vivado. However, the other major new capability which RS2 adds over RapidSmith is that it changes RapidSmith's design representation from the Instances and Sites of ISE's XDL representation to the Cells and BELs of Vivado. This is a significant change as it exposes the actual design and device in a way that RapidSmith never did, opening up new CAD research opportunities which were difficult to perform using RapidSmith.

## 1.2 Who Should Use RS2?

RS2 is aimed at anyone desiring to do FPGA CAD research on real Xilinx devices. It is written in Java. It also depends on some understanding of Xilinx FPGAs, Vivado, and TCL. However, the goal is that this documentation provides sufficient background and detail to help bring developers up to speed on the needed topics.

RS2 by no means is a Xilinx Vivado replacement and cannot be used without a valid and current license to a Xilinx tools installation (RS2 cannot generate bitstreams for a design, for example).

## 1.3 Why RS2?

The Xilinx-provided TCL interface into Vivado, in theory, provides all that is needed to create any kind of CAD tool desired to augment the capabilities provided by Vivado. In practice there are a number of problems with that. First, TCL is slow — far too slow to execute a router for example. Also the Xilinx TCL interface does not manage memory well. In our experience, long-running scripts eventually cause the system to run out of memory. Brad White's MS work also determined that not 100% of the device information required to do arbitrary CAD manipulations is available through TCL. As a result, additional tools (and some small amount of manual work) are required to provide the user (and CAD tools they might like to write) with all the physical details on Xilinx parts. Simply put, some information is not available through the TCL interface. Finally, the ability

to export and import designs to/from Vivado and operate on them outside Vivado using a modern high-level language such as Java is a hugely useful capability.

RS2 (in conjunction with Tincr which is described in a later section of this document) takes care of all of the generation of the FPGA part information that is required by CAD tools. It also takes care of exporting/importing designs from and to Vivado along with a myriad number of fairly arcane details associated with that process. In addition, RS2 creates special device files from the XDLRC files produced by Tincr and provides a nice API into those physical device details. All of this enables researchers to have more time to focus on what matters most: their research of new ideas and algorithms.

## 1.4 Which Xilinx Parts does RS2 Support?

As of the writing of this document, Artix 7 has been tested the most and is currently supported in all forms and applications. In addition, an Ultrascale device file was created and demonstrated as a part of Brad White's MS work to show that it is possible. At some point, Ultrascale should be fully supported.<sup>1</sup>

As will be seen later, to generate additional device files for additional parts within a supported family is relatively straightforward and can be done by any user. New families can also be supported but this requires a bit more work. As time goes on the process will become simpler — that is one of the goals for RS2 moving forward.

## 1.5 How is RS2 Different than VPR and VTR?

VPR (Versatile Place and Route) has been an FPGA research tool for several years and has led to many publications on new FPGA CAD research. It has been a significant contribution to the FPGA research community and has grown to be a complete FPGA CAD flow for research-based FPGAs.

The main difference between RapidSmith/RS2 and VPR is that the RapidSmith tools aim to provide the ability to target commercial Xilinx FPGAs, providing the ability to exit and re-enter the standard Xilinx flow at any point. All features of commercial FPGAs which are accessible via XDL and Vivado's TCL are available in RapidSmith and RS2. VPR currently is limited to FPGA features which can be described using VPR's architectural description facilities.

## 1.6 Why Java?

We have found Java to be an excellent rapid prototyping platform for FPGA CAD tools. The Java libraries are rich with data structures useful for such applications and Java eliminates the need to clean up objects in memory. This eliminates the time needed to debug such things, leaving more time for the researcher to focus on the real research at hand. Our experience over the past decade is that for student research projects, the lack of memory management problems (dangling pointers, memory leaks, ) and the associated errors has greatly improved our student productivity and led to far more stable CAD tools.

---

<sup>1</sup>An XDL-based import/export capability has also been created and used with Virtex 6 devices as a part of Travis Haroldsen's PhD work but that path is not being released, documented, or supported.

## **2 Vivado, RS2, and Tincr**

### **2.1 RapidSmith vs. RS2**

#### **2.1.1 What Was The Original RapidSmith?**

The original RapidSmith was written by Christopher Lavin as a part of his PhD work at BYU. It was based on the Xilinx Design Language (XDL) which provides a human-readable file format equivalent to the Xilinx proprietary Netlist Circuit Description (NCD) of ISE. With RapidSmith, researchers were able to import XDL/NCD, manipulate, place, route and export designs among a variety of design transformations. The RapidSmith project made an excellent test bed to try out new ideas and algorithms for FPGA CAD research because code could quickly be written to take advantage of the APIs available.

RapidSmith also contained packages which could parse/export bitstreams (at the packet level) and represent the frames and configuration blocks in the provided data structures. In this regard, RapidSmith did not include any proprietary information about Xilinx FPGAs that is not publicly available.

RapidSmith continues to be functional and is still available at the SourceForge.net website. There, you will find documentation, installation instructions, the RapidSmith code base, and a collection of demo programs based on it.

#### **2.1.2 What is RS2?**

With the announced end of ISE (with the Virtex7 family of parts being the last family to be supported by ISE), there was no path forward to newer parts using RapidSmith. This is because XDL is not available with Vivado. With Vivado, however, Xilinx has provided an extensive TCL scripting capability which initially looked as if it could provide a similar capability to that provided by XDL in terms of accessing both Vivado's design and device data and in terms of creating and modifying Vivado designs. However, as described above, Vivado's Tcl is limited by speed and memory challenges. The development of RS2 consisted of three parts.

#### **2.1.3 Tincr: Integrating Custom CAD Tool Frameworks with the Xilinx Vivado Design Suite**

In the first part, the Vivado TCL capability was investigated to ensure that, indeed, it did provide the needed ability to access design and device data and export that to external tools such as RapidSmith. This resulted in the Tincr project, led by Brad White as a part of his MS work at BYU, with Thomas Townsend making additions as a part of his research.

Tincr is a TCL-based library of routines which (a) provide a variety of functions to simply make working with Vivado via TCL easier, (b) provide a way to export all the data associated with a Vivado design into what is called a Tincr Checkpoint (TCP), (c) provide a way to reimport Tincr Checkpoints back into Vivado, and (d) access device data from Vivado and output that data in the form of XDLRC files (these are the files which XDL used to describe devices and are necessary for RapidSmith and RS2 to understand the structure of and the resources available for use in a given Xilinx part). Tincr is available at Github.com as the project byuccl/Tincr. Tincr is described in two publications:

B. White and B. Nelson, "Tincr: A custom CAD tool framework for Vivado," 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14), Cancun, 2014, pp. 1-6, DOI: 10.1109/ReConFig.2014.7032560

White, Brad S., "Tincr: Integrating Custom CAD Tool Frameworks with the Xilinx Vivado Design Suite" (2014), BYU Scholars Archive, Paper 4338.  
URL:<http://scholarsarchive.byu.edu/etd/4338>

#### 2.1.4 **RS2: A Framework for BEL-Level CAD Exploration on Xilinx FPGAs**

The second part of the development of RS2 was to add a new layer of design representation to RapidSmith which more closely matches that of Vivado. This was done as a part of his PhD work by Travis Haroldsen at BYU. As of this writing, one paper on RS2 has appeared:

Travis Haroldsen, Brent Nelson, and Brad Hutchings, RapidSmith 2: A Framework for BEL-Level CAD Exploration on Xilinx FPGAs, Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, February 2015, Monterey CA, pp. 66-69, DOI: 10.1145/2684746.2689085.

#### 2.1.5 **Vivado and RS2 Integration**

The third part of the development of RS2 was to create the ability to export designs from Vivado and into RS2 and, correspondingly, to import RS2 data back into Vivado. This was completed during 2016, largely by Thomas Townsend as an MS student at Brigham Young University. The initial public release of RS2 was made in January 2017 once that piece was in place.

#### 2.1.6 **What is All This About XDL and XDLRC and How Does RS2 Fit Into That?**

The Xilinx ISE tools had the capability to export XDL and XDLRC files which RapidSmith used:

- An XDLRC file was a complete description of a given Xilinx FPGA, describing every tile, every switchbox, every wire segment, and every PIP in the part. RapidSmith was able to process this information and create a device representation for use in support of CAD tools such as placers and routers.
- An XDL file was a textual representation of an NCD file (a user design). It described the user design as a collection of `Instances` and `Nets`. `Instances` correspond to things like `SLICES`, `BRAMs`, `DSP48s`, and `IOBs`. `Instances` could be placed onto `Sites`. Additionally, `Nets` in XDL consisted of a list of `Pins` (their logical connections) and an optional list of `PIPs` (their physical routing connections).

In Vivado, however, designs are described as a collection of `Cells` where a `Cell` corresponds to things like LUTs, flip flops, etc. A `Cell` may be placed onto a `BEL` object such as an `ALUT` or a `BFF`. RS2 contains a new layer of hierarchy in its design and device descriptions where `Cells` and `BELs` are first-class objects and design manipulation is all done at the `Cell/BEL` level.

Also, Vivado `Nets` are described using directed routing strings rather than lists of `PIPs`. RS2 also contains a set of new classes to enable the representation and manipulation of `Nets` in a format compatible with these routing strings.

Thus, using RS2, design manipulation is now done at the level of Cells and BELs and importing/exporting designs to/from Vivado is now fully supported.

## 2.2 RS2 Usage Model and Structure

The usage model for RS2 is shown in Figure 1. As can be seen, a design can be exported from Vivado at multiple different points in the Vivado design flow. In each case, Tincr is used to export a Tincr Checkpoint which can then be imported into RS2. At those same points in the design flow, RS2 can export a Tincr Checkpoint which can then be imported back into Vivado. Thus, a complete solution involves Vivado, Tincr, and RS2.




Figure 1: Vivado and RS2 Usage Model

## 3 Getting Started

### 3.1 Installation

RS2 is available on Github at: <https://github.com/byuccl/RapidSmith2>. You can either build RS2 into .class and .jar files for use in any Java environment, or you can easily build RS2 for use in Eclipse (recommended).

#### 3.1.1 Requirements for Installation

- Windows, Linux or Mac OS X all will work (see additional notes below for Mac OS X)
- Vivado
- JDK 1.8 or later NOTE: If you plan on using the Qt Jambi framework in a Windows environment, you will need the 32-bit JRE (Qt Jambi 4.6.3 had yet to be compiled in 64-bit Windows as of the writing of this document).

### 3.1.2 Steps for Installation For Command Line Usage

The first task is to acquire RS2 using git. You can acquire the RS2 distribution by executing the following:

```
git clone https://github.com/byuccl/RapidSmith2
```

The second task is to create an environment variable called `RAPIDSMITH_PATH` and point it at the RS2 directory thus created. This is needed so RS2 can find the required device files and other items as it runs.

The third task is to build RS2. At this point you have two choices: setting up RS2 for use with Eclipse or building RS2 manually to generate `.class` and `.jar` files which you can then use with any Java installation.

**Building for Eclipse** RS2 requires Eclipse Neon or later so install that. Then, create an eclipse project by executing one of the following:

```
# Will build antlr-generated files and create Eclipse project
gradlew antlr eclipse
(or gradlew.bat antlr eclipse depending on OS)
```

Executing these will create an Eclipse `.project` file. Once you have done this you can import the project into Eclipse by opening Eclipse and selecting:

```
File->Open Projects From File System
```

and pointing it to the `RapidSmith2` directory created when you cloned RS2 from github above. All of the Java source files will be found in Eclipse under `src/main/java`.

IMPORTANT: Eclipse does not seem to like (and instructions on the web discourage) having a git repository being inside its workspace. Put your git repository elsewhere on disk (like `MyDocuments/git`).

**Building Manually** Execute one of the following to build RS2:

```
gradlew build # Will build everything needed
gradlew.bat build
```

This will produce a variety of things, any of which can be added to your `CLASSPATH` as needed:

- The resulting RS2 class file directory tree will be found in `build/classes/main`.
- A jar file of the above RS2 class files can be found in `build/libs`.
- Both tar and zip files can be found in `build/distributions`. They contain a full jar of the RS2 build along with copies of other needed jar files. You should add them all to your `CLASSPATH` except the qtjambi ones - just add the qtjambi one for your particular system (note there is no 64-bit qtjambi for windows so use the 32-bit one).

At this point you should be able to write tools that use RS2.

CAUTION: An obvious thing to try is to mix and match developing in Eclipse but then running the resulting apps from the command line. Just be aware that Eclipse puts its compiled `.class` files in very different places than where the manual build process puts its `.class` and `.jar` files. Make sure you understand that before you try to combine these two build/execute methods (or better yet, don't combine them).



### 3.1.3 Additional Notes for Mac OS X Installation

- The instructions above require you to set the `RAPIDSMITH_PATH` environment variable. If running from the command line, the environment variables can be added to your `.bash_profile` file as in any other UNIX-like system. However, if using an IDE such as Eclipse, you either need to define the environment variable for every Run Configuration you create in Eclipse or you need to add the `RAPIDSMITH_PATH` definition system-wide in OS X. This can be done, but how to do so differs based on what OS X version you are running (and seems to have changed a number of times over the years). Search the web for instructions for how to do so if you desire. Hint: you will likely have to edit some `.plist` files.

### 3.1.4 Running RS2 Programs

Some points to keep in mind:

- The RS2 code base contains a number of assertions which may be helpful as you are developing code. These are not enabled by default in Java. To enable them, add `-ea` as a VM argument. This is highly recommended.
- If you are running on a Mac, when running RS2 programs that use Qt (any of the built-in programs like **DeviceBrowser**) that are GUI-based, you will need to supply an extra JVM switch, `-XstartOnFirstThread`.
- A common error when running RS2 programs is failing to have your `RAPIDSMITH_PATH` defined. If this is the case you will typically get file open failure messages as RS2 tries to load device files and the like.

### 3.1.5 Testing Your Installation

At this point you can test your installation by executing the java **DeviceBrowser** program:

```
java edu.byu.ece.rapidSmith.device.browser.DeviceBrowser
```

This can be done either from within Eclipse or from the command line, depending on how you are running RS2 (if running under OS X be sure to provide the `-XstartOnFirstThread` JVM argument).

If all goes well you should see a graphical representation showing the details of a physical FPGA device as shown in Figure 2. You may initially be zoomed far in and might want to zoom out to see the entire chip layout.

## 3.2 Device Files For Use With RS2

Device files for one part (the `xc7a100tcsg324`) are included in the distribution so you can immediately start working with RS2 using this part (initially, it will be the only device available when you run the **DeviceBrowser** program above). The device files for this part can be found in the `$RAPIDSMITH_PATH/devices/artix7` directory.

If you desire to work with additional parts, follow the instructions found in the file `$RAPIDSMITH_PATH/doc/InstallingNewDevices.txt`.




Figure 2: **DeviceBrowser** Sample Display

## 4 Example RS2 Programs and Sample Vivado Designs

A variety of example programs can be found in the `edu.byu.edu.rapidSmith.examples` package in the RS2 installation. They have been heavily commented and so provide a means to learn the RS2 API by example as we believe this is much better than reading a lot of text trying to teach you what you need to know.

There is a *README.txt* file in that directory to provide an overview and suggested order for learning from the examples. In addition, the subsections below describe one or more built-in RS2 programs which you might find useful.

### 4.1 DeviceBrowser

Note: this is a program from the original RapidSmith, but which is discussed here because it is still very useful in RS2.

This GUI program is located in `edu.byu.ece.rapidSmith.device.browser` package. It will let you browse parts at the tile level. On the left, the user may choose the desired part by navigating the tree menu and double-clicking on the desired part name. This will load the part in the viewer pane on the right (the first available part is loaded at startup). The status bar in the bottom left displays which part is currently loaded. Also displayed is the name of the current tile which the mouse is over, highlighted by a yellow outline in the viewer pane. The user may navigate inside the viewer pane by using the mouse. By right-clicking and dragging the cursor, the

user may pan. By using the scroll-wheel on the mouse, the user may zoom. If a scroll-wheel is unavailable, the user may zoom by clicking inside the viewer pane and pressing the minus(-) key to zoom out or the equals(=) key to zoom in.

All that is required for this to operate is a valid device file (no design required). A screenshot of the **DeviceBrowser** program is shown in Figure 2.




Figure 3: **DeviceBrowser** Screen Shot Showing Wire Connections

The device browser also allows the user to follow the various connections found in the FPGA. By double clicking a wire in the wire list, the application will draw the connection on the tile array (as shown in the screenshot below). By hovering the mouse pointer over the connection, the wire becomes red and a tooltip will appear describing the connection made by declaring the source tile and wire followed by an arrow and the destination tile and wire. By clicking on the wire, the application will redraw all the connections that can be made from the currently selected wire. By repeating this action, the user can follow connections and discover how the FPGA interconnect is laid out. This is shown in Figure 3. Thanks to Chris Lavin for originally creating this app.

## 4.2 The **DesignAnalyzer** Test Program

This program, along with a number of other example programs, is located in the `edu.byu.ece.rapidSmith.examples` package. After loading a design from a checkpoint, it simply walks the design data structure, printing out what it finds as it goes. As such, it provides a nice example of a number of things which would be useful for getting started with RS2:

- How to enumerate the Cells in a design, determine and print their placement information as well as their properties.
- How to enumerate the logical nets in a design and print out their source and sink pins.
- How to traverse and print out the physical route for a logical net (if it is routed)

### 4.3 The *DeviceAnalyzer* Test Program

This program is also located in the `edu.byu.ece.rapidSmith.examples` package. It is designed as a simple getting started program and demonstrates how to query and print tiles in a device, wires in a tile, etc.

### 4.4 Other Test Programs

See the `README.txt` file in the `edu.byu.ece.rapidSmith.examples` package directory. It outlines the other test programs there which may be useful in coming up to speed on RS2.

### 4.5 Sample Vivado Designs

To enable new users of RS2 to be able to quickly start running the above test programs, a small set of pre-compiled Vivado designs have been included in the RS2 distribution. They are located in the *exampleVivadoDesigns* directory and consist of 3 designs:

- *add*: synthesized only
- *cordic*: synthesized and placed
- *count16*: synthesized, placed and routed

The RS2 checkpoints are contained in the following directories: *add.tcp*, *cordic.tcp*, and *count16.tcp*. Vivado checkpoints are also included and are the *add.dcp*, *cordic.dcp*, and *count16.dcp* files.

To re-build one of the example designs in Vivado a compile script called **compile.tcl** has been included in the *exampleVivadoDesigns* directory. To re-build one of the sample designs, you would start up the Vivado Tcl shell from your Vivado distribution and then execute the following in the Tcl shell:

```
% cd <path to exampleVivadoDesigns directory>
% compile_hdl_to_checkpoint_files add
% close_project
```

This will re-synthesize, place, and route the *add* design and, from that compiled design, generate the *.tcp* directory and the *.dcp* file.

## 5 Designs in RS2

Designs in RS2 are similar to the designs found in Vivado (and which are exported as EDIF files from Vivado). They are essentially logical netlists. They are represented and stored in the data structures found in the `design.subsite` package. A `CellDesign` consists of a collection of `Cell` objects, interconnected by `CellNets`. `CellNets` connect to the `CellPins` on `Cells`. `CellNets` typically have one source pin and one or more sink pins. `Cell` objects have a name, properties, pins, a link to the library cell they are an instantiation of, etc.

Cells may be placed onto `BELs` and the corresponding `CellPins` mapped onto `BelPins`. `CellNets`, when physically routed, map onto one or more `RouteTrees`.

### 5.1 The Cell Class

The example programs mentioned above provide examples of manipulating `Cell` objects. Here are a few things you should know about cells, in no particular order:

- A `Cell` always contains a reference to an object of type `LibraryCell`, which serves as a template for its construction.
- Cells may be physically placed onto `BELs` in the device. This is done by setting the `Cell`'s anchor value to point to the `BEL` it resides on. If you know where you want a `Cell` placed you can just place it there. On the other hand, RS2 provides a way to identify the `Site/BEL` combinations where a `Cell` could be placed. See the program **CreateDesignExample** in the *examples* directory for an illustration of how to do it both ways.
- `Cell` objects have pins on their periphery where `CellNets` connect to.
- The top-level ports of a design are tied to `IOPORT`, `OPORT`, or `IOPORT` `Cell` objects. These are pseudo-cells (you won't find them in Vivado) and represent the terminal points for signals leaving or entering the top-level.

#### 5.1.1 Cell Properties

Cells as represented in EDIF files coming from Vivado may contain properties. For example, a D flip flop cell (FDRE) has a `CONFIG.INIT` property, indicating what its power-up state should be. These properties can be set to modify the `Cell`'s behavior. The **DesignAnalyzer** test program described above pretty-prints an RS2 logical design and, as a part of its operation, it lists the properties set on each `Cell` in the design. Here are some additional things about properties you should know:

- It might be of interest to learn what properties could be set for a given cell. This set of properties can be found in the *cellLibrary.xml* files generated for a given family (see the `$RAPIDSMITH_PATH/devices` directory and its sub-directories to find these XML files for any devices installed). The files are quite readable and from them you can learn much about the available `LibraryCell` types for a given FPGA family (look for the `libcellproperty` tags in the file). At some point in the future this information will be incorporated into the RS2 data structures so that user programs can query them and so RS2 can check whether

they are legal values when set by a user program. For now, user code can set properties and those will be exported into EDIF when going from RS2 back into Vivado. However, no error checking will be done by RS2 as this is done.

- In a GUI view of devices in Vivado you will see polarity inverters in many sites allowing for programmable selection of a signal or its inverse. This is shown in the GUI in the form of a 2:1 MUX. The CLK signal and its inverse entering a SLICE is an example of this. However, this is not explicitly represented in the device representation. Rather, properties on the Cells driven by the mux output signals muxes indicate whether the signal is inverted or not. For example, generate a 4-bit counter using rising-edge triggered flip flops in Vivado and generate an EDIF file for it. You will see that the counter is constructed, in part from FDRE cells. Now, modify the HDL for your counter to make it a falling-edge triggered counter and compare the resulting EDIF file. The difference you will see is that the property on each of the FDRE cells called `CONFIG.IS_C_INVERTED` has been set, indicating it is a falling-edge triggered flip flop. When **bitgen** is actually run by Vivado, the corresponding clock inverter will be programmed accordingly.
- It should go without saying that since there is only one such clock inverter in a SLICE, all the flip flops in a slice must be either rising-edge triggered or falling-edge triggered (they must have the same `CONFIG.IS_C_INVERTED` control set value). If you violate this, Vivado will throw an error. Similar restrictions exist for all cells in a site driven by shared programmable inverters. For example, flip flops in a slice (FDRE LibraryCells) may share programmable inverters on their clock, clock enable, and R inputs.

## 5.2 The CellNet Class

- A CellNet has a type. Legal values are WIRE, GND, VCC, and UNKNOWN. The WIRE type is the one used for normal signals. CellNets have one source pin and one or more sink pins (these are of type CellPin). The CellNet class has methods for traversing these.
- GND and VCC nets have some special characteristics. There is a single logical VCC net. It is driven by a single RapidSmithGlobalVcc cell. The output pin of that cell is the source of all VCC in the design. However, unlike other cells which get routed to, this cell is never physically placed. The situation with GND is similar.

### 5.2.1 Physical Routing of CellNets in RS2

- A CellNet is physically routed by determining the metal segments and intervening PIPs that are to be used to make up the route. A physical net is called a `Wire` and contains some number of `RouteTree` objects. A given `RouteTree` object has the source of the route as its root and then branches represent the branching of the route between source and sink. The physical routing of a net is represented by attaching one or more `RouteTree` objects to the net.
- Normal wires (CellNets of type WIRE) have only one `RouteTree`, reflecting the fact that they have a single source and multiple sinks. Note that a wire cannot be physical routed to the pin of a cell which has not yet been placed.

- Physically, GND and VCC nets are unique. When a circuit has been routed by Vivado the result will be multiple physical VCC routes and multiple physical GND routes in the circuit. Each route is represented by its own `RouteTree` object. The source for each of these `RouteTree` objects will be a wire which is connected to a TIEOFF. These TIEOFFs are not physically placed but their locations can be inferred by the source wire for each of the `RouteTrees` making up the VCC or GND route.
- Once a `CellNet`'s physical routing has been created as a `RouteTree`, that is converted to a directed routing string when RS2 designs are exported from RS2 back into Vivado. The **DesignAnalyzer** program in the examples directory gives an example of tracing out the `RouteTrees` which represent a physically routed wire.

The program **DesignAnalyzer** in the `edu.byu.ece.rapidSmith.examples` package provides an illustration of how to traverse a physically routed `CellNet`. This is done in its `createRoutingString()` method. This method starts by getting the `RouteTree` object associated with the source pin for the given `CellNet`. It then recursively follows the linked set of `RouteTree` objects to follow the wire. Liberal comments in the **DesignAnalyzer** program illustrate how this is done. Consult it for details.

## 6 Devices in RS2

### 6.1 Devices in RS2

A device is defined in RS2 as a unique Xilinx FPGA part that includes package information but not speed grade (such as the `xc7a100tcsg324` device included in the RS2 distribution). Each device contains specific information concerning its primitive sites, tiles, wires, IOBs, and PIPs that are available to realize designs. The device information is represented in RS2 in the device package. RS2 has significantly extended the original RapidSmith `Device` class for its use as well as how device files are generated.

A `Device` object consists of a collection of `Tiles`, each of which contains one or more `Sites`. A `Site` contains one or more `Bels`. `Sites` have `SitePins` around their periphery and `Bel` objects have `BelPins` around theirs.

The physical wires in the device are represented by objects of type `Wire`, `TileWire`, and `SiteWire`. However, the goal of RS2 is to largely hide the differences between these three wire object types and let the user simply deal with `Wire` objects.

The previously-mentioned **DeviceBrowser** and **DeviceAnalyzer** programs illustrate how to load and browse a device down to the `Tile` and `Wire` levels.

## 7 Routing in RS2

The device files generated by RS2 each contain a list of all uniquely XDLRC-named wires that exist in a given Xilinx FPGA family. Wires can span multiple tiles in the FPGA, however, the wire has a separate name for each tile in which it crosses. An example of this concept is illustrated in the `DOUBLE` lines found in several family architectures. A `DOUBLE` line is a wire that connects

switch boxes either one or two hops away in a given direction. An example of this layout is given in Figure 4.




Figure 4: A Wire in an FPGA Illustrating How Each Part of the Wire Has a Different Name Depending on the Tile it is Located In

In this example, we see a wire that can be driven by one point, E2BEG4, and can drive either E2MID4 in tile INT\_X2Y1 and/or E2END4 in tile INT\_X3Y1. However, the wire is assigned a name as it travels through the CLB tiles (CLB\_E2BEG4 and CLB\_E2MID4). For the purposes of RS2, these wires have been removed from device files as they do not contribute to the overall possible connections a wire can make and simply add overhead to the device data structures. This technique has dramatically reduced the size of the devices files and improved routing speed as dead-end connections do not need to be examined.

To determine this, one would get a handle to the beginning of the wire (E2BEG4 above) and then follow its wire connections. In this case the beginning wire would have two wire connections, one to a wire named E2MID4 and one to a wire named E2END4. These would be non-programmable (hard-wired) connections, reflecting the fact that it is all one wire, it just has different names in various locations. In contrast, there are also programmable connections between wires (called PIPs). As you traverse wires in the device representation you will see these two types of connections between named sections (non-programmable and programmable) as well as a few others.

## 8 Importing/Exporting Designs Between Vivado and RS2

Importing and export designs between Vivado and RS2 is straightforward. See the program `edu.byu.ece.rapidSmith.examples.ImportExportExample` for an illustration of how to do this.

## 9 Bitstreams in RS2

In the original RapidSmith, bitstreams can be parsed, manipulated, and exported for Virtex 4, Virtex 5 and Virtex 6 Xilinx FPGA families. Because of the proprietary nature of Xilinx bitstreams, RapidSmith provided only documented functionality when working with bitstreams (and was limited mainly to manipulation at the frame level including helping to assemble sequences of configuration commands which are interpreted by the FPGA configuration controller circuitry). While



this has proven valuable to many researchers, it does not provide the ability to create your own bitstream from scratch because it does not provide the specific meaning of each bit in a bitstream.

If you desire to use RapidSmith's bitstream manipulation features, you should download and work with RapidSmith instead of RS2 (the RapidSmith bitstream packages have been removed from RS2). If you do so, note that RapidSmith's bitstream packages have not been tested beyond Virtex 6. The authors would be interested in upgrading RapidSmith's bitstream functionality to device families beyond Virtex 6 if users create it and are willing to contribute it to us for inclusion.

## 10 Legal and Dependencies

RS2 is released under GPL version 3.

### 10.1 RapidSmith Legal Text

BYU RapidSmith Tools

Copyright (c) 2010-2016 Brigham Young University

BYU RapidSmith Tools is free software: you may redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 2 of the License, or (at your option) any later version.

BYU RapidSmith Tools is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

A copy of the GNU General Public License is included with the BYU RapidSmith Tools. It can be found at `doc/gpl2.txt`. You may also get a copy of the license at <http://www.gnu.org/licenses/>.

## 11 Included Dependency Projects

RS2 includes the Caucho Technology Hessian implementation which is distributed under the Apache License. A copy of this license is included in the `doc` directory in the file `APACHE2-LICENSE.txt`. This license is also available for download at: <http://www.apache.org/licenses/LICENSE-2.0>.

The source for the Caucho Technology Hessian implementation is available at: <http://hessian.caucho.com>.

RS2 also includes the Qt Jambi project jars for Windows, Linux and Mac OS X. Qt Jambi is distributed under the LGPL GPL3 license and copies of this license and exception are also available in the `/doc` directory in files `LICENSE.GPL3.TXT` and `LICENSE.LGPL.TXT` respectively. These licenses can also be downloaded at: <http://www.gnu.org/licenses/licenses.html>.

Source for the Qt Jambi project is available at: <http://qt.nokia.com/downloads> and more recent versions are available at: <http://qt.gitorious.org/qt-jambi>.

RS2 also includes the JOpt Simple option parser which is released under the open source MIT License which can be found in this directory in the file `MIT LICENSE.TXT`. A copy of this license

can also be found at: <http://www.opensource.org/licenses/mit-license.php>.

A copy of the source for JOpt Simple can also be downloaded at: <http://jopt-simple.sourceforge.net/download.html>.

RS2 also includes the JDOM jars. JDOM is available under an Apache-style open source license, with the acknowledgment clause removed. This license is among the least restrictive license available, enabling developers to use JDOM in creating new products without requiring them to release their own products as open source. This is the license model used by the Apache Project, which created the Apache server. The license is available at the top of every source file and in LICENSE.txt in the root of the JDOM distribution.

The user is responsible for providing copies of these licenses and making available the source code of these projects when redistributing these jars.

## **12 Appendix**

TBD