

* Memory Interfacing with 8085 →

①

Step 1: Address lines required for interfacing

8085 handles 64 KB memory i.e. $A_0 - A_{15} = 64 \text{ KB}$

For, $32 \text{ K} = A_0 - A_{14}$

$2 \text{ K} = A_0 - A_{10}$

$16 \text{ K} = A_0 - A_{13}$

$1 \text{ K} = A_0 - A_9$

$8 \text{ K} = A_0 - A_{12}$

$512 \text{ K} = A_0 - A_8$


$4 \text{ K} = A_0 - A_{11}$

Step 2: There are two ways of generation of control signals. Reg'd by using,


① Gates

② 3:8 Decoder

① Using Gates →




② Using 3:8 Decoder →




Step 3 → Demux Lower order Address bus & Data bus


(2)



Step 4 → Separate out higher order Address bus & chip select Logic



For chip select you can use 2:4, 3:8 & 4:16 decoders as per requirement of selecting how many ~~chip~~ memory chip. you can also use any address lines of A0-A15.



* Interfacing →

8085 provides \overline{RD} , \overline{WR} signals to start read or write operation, But of the signals writing to memory or reading from memory is possible.

The combination of \overline{RD} , \overline{WR} & $\overline{IO/\overline{M}}$ signals is used to generate the control signals like, \overline{MEMR} , \overline{MEMW} , \overline{IOR} & \overline{IOWR} signals.


Sometimes using 74LS138 (3:8 decoder) control signals are generated.

74LS244 or 74LS245 is used to separate the add & data bus of lower add Demux.


74LS373 is used as a latch for generation of lower order add. bus.

(P.T.O.)

① Design memory system such that it should contain 8 k RAM



② Interface 8 k RAM & 8 k EPROM




(P.T.O.)

Problem statements →


- ① Interface 2K, 4K, and 8K RAM with 8085
- ② Interface two 4-K RAM & two 4-K EPROM with 8085
- ③ Interface 3 - 4K RAM & 3 - 8K EPROM with 8085

④

* Poling →



* Interrupt controller 8259 →



* Interface between 8085 with 8259 controller →

