\* Memory Interfacing with 8085 ->

Step 1: Address lines required for Interfacing

8085 handles 64 kB Memory 1.R. Ao-A15 = 64 kB

For, 32 k = Ao-A14

16 k = Ao-A13


8 k = Ao-A12

4 k = Ao-A11


Step 2: There are two ways of generation of control signals. Regvyl by using,


(1) Gates (2) 3:8 Decoder


O Using Gotes -




(3) Using 3:8 Decoder ->








Step 4 + separate out higher order Address by & chip select Logic



For chip select you can we 2:4, 3:8 & 4:16 decodes as per requirement of selecting How many the memory chip. you can also use any address lines of Ab-AIS.

2



## 1 Interfacing 7

8085 provides RD, war signals to start Read or write operation, Bear of the signal writing to memory be reading from memory is possible.


The combination of RD, wir to IOIM signal is used to generate the control signal like, memp, memp LOR & LOWR Signals.

sometimes using 74 LS 138 (3:8 decoder) control signals are generaled.


74 LS 244 00 74 LS 245 is used to separate the add & data bus of lower add Demux.

74 LS373 in med au a laten for generation of lower order add. bus.

(P.T.O.)



Scanned by CamScanner



Scanned by CamScanner