

Laboratory 1

laboratory1llanes.v

laboratory1llanes.v

```
1  module laboratory1;
2      reg i1,i2;
3      wire not1,not2,and1,or1;
4
5      not(not1,i1);
6      not(not2,i2);
7      and(and1,i1,i2);
8      or(or1,i1,i2);
9
10     initial
11     begin
12         $dumpfile("laboratory1llanes.vcd");
13         $dumpvars(-1, i1,i2,not1,not2,and1,or1);
14         $monitor("%b", i1,i2,not1,not2,and1,or1);
15     end
16     initial begin
```

PROBLEMS

OUTPUT

DEBUG CONSOLE

TERMINAL

JUPYTER

- PS C:\Users\jesie\OneDrive\Documents\verilog> vvp laboratory1llanes
VCD info: dumpfile laboratory1llanes.vcd opened for output.
xxxxxx
0x1x0x
NOT Gate
x=0,n=1
x=1,n=0
x=0,n=1
AND Gate
x=0,y=0,n=0
x=0,y=1,n=0
x=1,y=0,n=0
x=1,y=1,n=1
x=0,y=0,n=0
OR Gate
x=0,y=0,n=0
x=0,y=1,n=1
x=1,y=0,n=1
x=1,y=1,n=1
- PS C:\Users\jesie\OneDrive\Documents\verilog> gtkwave laboratory1llanes.vcd

GTKWave Analyzer v3.3.100 (w)1999-2019 BSI

