
Xilinx ISE

FPGA 设计系统

FPGA 设计系统

- □ 面向FPGA设计的EDA系统的典型构成
 - □ 设计输入——编辑
 - ◆ 接受设计描述、语法/语言检查
 - □ 设计数据库——工程管理
 - ◆ 保存系统提供的库单元、用户的设计描述和中间结果
 - □ 仿真——仿真工具
 - ◆ 仿真用户的设计描述
 - □ 分析和验证工具
 - ◆ 模拟验证、设计规则检查等
 - □ 综合——相对于电路编译器
 - ◆ 从高层次描述向低层次描述进行转换
 - □ 布局、布线——电路模块在FPGA的安排、连接实现
 - ◆ 由逻辑设计到物理实现的映射

基于FPGA/CPLD的数字电路设计流程



Xilinx FPGA设计步骤




- □ 设计规划——规划系统的构架及器件的选型
- □ 设计输入
 - HDL
 - ◆ 原理图
- □ 使用综合工具生产EDIF网表文件
 - XST\ Synplify
- □ 对设计进行仿真

■ FPGA实现

- □ 转换——将多个设计文件合并为一个网表
- □ 映射——将网表表示的逻辑电路映射到物理元件中
 - ◆ 物理元件
 - CLB——Configurable logic block
 - IOB——Input/Output Block
- □ 布局布线——将**编程实行的功能部件**放到FPGA/CPLD器件中,并将它们连接起来,同时提取时序数据
- □ 调试与仿真
 - □ 后仿真——根据实际的时序数据进行仿真
- □ 设计完成及下载
 - □ 生产CPLD/FPGA的编程文件
 - ◆ FPGA —— 位流文件 (BIT)
 - □ 将BIT文件下载到FPGA中,实现物理电路

Xilinx ISE 14.7




例、设计一个计数器




□ 计数器功能


- □ CLK——计数时钟信号
 - ◆ 计数器在该信号的驱动下开始工作;
- □ RESET——复位信号
 - ◆ 在上升沿处,输入复位为全零;
- □ CE——使能信号
 - ◆ 为1时计数正常进行,为0时停止计数;
- □ LOAD——置数信号
 - ◆ 当在时钟上升沿到来时,
 - ◆ 如果该信号为1时,
 - ◆ DIN[7:0] 分别置给 COUT[7:0] 的各位
- □ DIR——计数方向控制
 - ◆ 为1时递增计数,为0时递减计数。




Project





Evaluation Development Board





New Project





















对设计进行综合

THE FEE

- □ 在 Processes 窗口
 - □ 双击 Synthesize-XST



查看综合结果





counter8b.xi	se J	Parser Errors:	N.	lo Errors	
counter8b			Parser Errors:		
		Implementation State:		Synthesized	
xc3s500e-4fg	320	• Errors:	, F	lo Errors	
Product Version: ISE 14.7		• Warnings:		To Warnings	
Balanced		• Routing Results:			
Xilinx Defau	t (unlocked)				
	JAS.				
					[-]
Us		vailable			
					0%
	-				0%
	10		9312		0%
	21		232		9%
	1		24		4%
	Detailed Reports				[-]
Status		Errors	Warnings	Infos	
		0	0	0	
	7-11-11-11-11-11-11-11-11-11-11-11-11-11		-	-	
	Secondary Reports				[-]
	Status	Gener	ated		
	Date Generated: 05/0	08/2020 - 15:38:54			
	Balanced <u>Xilinx Defaul</u> <u>System Settin</u>	Balanced Xilinx Default (unlocked)	Balanced **Routing Results: Kilinx Default (unlocked) **Timing Constraints: System Settings **Final Timing Score: **Device Utilization Summary (estimated values) **Used **Available** **Salanced** **Device Utilization Summary (estimated values) **But	Balanced	Balanced

查看 RTL 原理图




□ 双击 View RTL Schematic





查看工艺原理图


□ 双击 View Technology Schematic




功能仿真




□ 创建一个测试矢量波形源文件




选择行为仿真




选择行为仿真




获得仿真结果



¬ 双击 Simulate Behavioral Model




行为仿真结果



Xilinx FPGA 综合结果进行仿真(0)

- □ 安装 Xilinx ISE 设计系统
- □ 安装与 Xilinx ISE 版本兼容(对应) 的 ModelSim SE
- □ 使用 ISE 命令行窗口,使用命令编译 Xilinx Simulation Libraries

compxlib -s mti_se -arch all -l all -dir X:\<ModelSim_folder>\xilinx -p X:\<ModelSim_folder>\win64 -w -64bit - - - - 耐心等待约 1 小时



Xilinx FPGA 综合结果进行仿真(1)



Xilinx FPGA 综合结果进行仿真(2)



ngcbuild bin2gray.edf bin2gray.ngc

```
ISE Design Suite 64 Bit Command Prompt
F:\>cd F:\Zone\bin2gray\sim
F:\Zone\bin2gray\sim>ngcbuild bin2gray.edf bin2gray.ngc
Release 14.7 - ngcbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
bin2gray.edf bin2gray.ngc
Executing edif2ngd -noa "bin2gray.edf" "bin2gray.ngo"
Release 14.7 - edif2ngd P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
INFO:NgdBuild - Release 14.7 edif2ngd P.20131013 (nt64)
INFO:NgdBuild - Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
Writing module to "bin2graylingo"...
Reading NGO file "F:/Zone/bin2gray/sim/bin2gray.ngo" ...
Partition Implementation Status
  No Partitions were found in this design.
NGCBUILD Design Results Summary:
  Number of errors:
  Number of warnings:
Writing NGC file "bin2gray.ngc" ...
Total REAL time to NGCBUILD completion: 7 sec
Total CPU time to NGCBUILD completion:
Writing NGCBUILD log file "bin2gray.blc"...
NGCBUILD done.
F:\Zone\bin2gray\sim>_
```

Command Line Tools User Guide

(Formerly the Development System Reference Guide)

UG628 (v14.7) October 2, 2013


Xilinx FPGA 综合结果进行仿真(3)



bin2gray.v

ngc文件转换成 Verilog:

netgen -ofmt verilog bin2gray.ngc



Number of warnings: 0 Number of info messages: 1 Total memory usage is 144916 kilobytes

correct compilation and simulation.

Created netgen log file 'bin2gray.nlf'.

F:\Zone\bin2gray\sim>

Xilinx FPGA 综合结果进行仿真(4)

wire [6 : 6] gray val 8;

wire [7 : 0] bin val c;

```
// Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
//
                                            综合结果网表的 Verilog 功能(行为)模型: bin2gray.v
// / / \ /
               Vendor: Xilinx
               Version: P.20131013
               Application: netgen
               Filename: bin2gray.v
              Timestamp: Wed Oct 26 14:52:48 2016
// \ \ / \
// \ \/\ \
//
// Command : -ofmt verilog bin2gray.ngc
// Device : 3s500efg320-4
// Input file : bin2gray.ngc
// Output file : bin2gray.v
// # of Modules : 1
// Design Name : bin2gray
// Xilinx
          : D:\Xilinx\14.7\ISE DS\ISE\
// Purpose:
      This verilog netlist is a verification model and uses simulation
      primitives which may not represent the true implementation of the
      device, however the netlist is functionally correct and should not
//
      be modified. This file cannot be synthesized and should only be used
      with supported simulation tools.
//
// Reference:
      Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
11
`timescale 1 ns/1 ps
                                                               LUT2 #(
                                                                 .INIT (4'h6)
module bin2gray (
                                                               \gray val 2[0] (
gray val, bin val
                                                                 .IO(bin val c[0]),
                                                                 .I1(bin val c[1]),
 output [7 : 0] gray val;
                                                                 .O(gray val 2[0])
 input [7 : 0] bin val;
                                                               );
 wire [0 : 0] gray val 2;
                                                               LUT2 #(
 wire [1 : 1] gray val 3;
                                                                 .INIT (4'h6)
 wire [2 : 2] gray val 4;
                                                               \gray val 3[1] (
 wire [3 : 3] gray val 5;
                                                                 .IO(bin val c[1]),
 wire [4 : 4] gray val 6;
                                                                 .I1(bin val c[2]),
 wire [5 : 5] gray val 7;
                                                                 .0(gray val 3[1])
```

);


Xilinx FPGA 综合结果进行仿真(5)

- □ 建立用于仿真的文件夹: X:\bin2gray\sim
 - □ 存放综合结果功能模型 Verilog 文件和测试台顶层文件:
 - ◆ bin2gray.v // 综合结果网表的 Verilog 功能(行为)模型
 - bin2gray_tb.v
- □ 启动ModelSim,在此文件夹中建立工程: bin2gray
 - □ 将上面的Verilog文件添加进工程
 - □ 编译 Verilog 文件
- □ 启动仿真:
 - □ 在 Transcrip 窗口执行命令:

vsim -novopt -t ps -L unisims_ver -L xilinxcorelib_ver work.bin2gray_tb work.glbl

Xilinx FPGA 综合结果进行仿真(6)

□ 综合结果的仿真结果



小结

- □ 数字系统设计的目标
 - □ 使用HDL,利用IP核
- □ 使用HDL
 - □ 将数字系统分层次进行设计
 - □两种方法相结合
 - ◆ 自顶向下
 - ◆ 自底向上

