# 2021《FPGA 应用实验》实验报告

实验编号	号:	实验三			实验时间	:20	21. 3. 30		
实验名称: LCD 显示字符控制模块设计									
班级•	F	1803603	学号.	51802	1910534	姓 名·	尹俗同		

#### 1、实验平台

采用 Xilinx 公司的 FPGA 集成开发环境 Xilinx ISE Design Suite 10.1 sp3,实验开发板为 Xilinx Spartan-3E FPGA Starter Kit。

#### 2、实验设计要求:

设计 LCD 显示字符控制电路模块,使用在 Spartan-3E FPGA Starter Kit Board 上的 2X16 字符型 LCD 显示指定的字符串。

控制电路的功能和工作状态:

(0) LCD 显示两行字符串,其中:


第1行显示: Spartan-3E□FPGA

第2行显示: FPAG□Starter

这里,□表示空格。

(1)使用 BTN\_WEST 做为复位键,当按下 BTN\_WEST 时,LCD 复位并刷新重新显示两行字符串。

### 3、模块设计框图



#### 4、实验原理:

Spartan@-3E FPGA 入门套件板突出的特点是 2 行 16 字符液晶显示器(LCD)。EPGA 通过如图 5-1 所示的 4 位数据接口控制 LCD。虽然 LCD 支持 8 位数据接口,但 Starter Kit 板使用 1 位 4 位数据接口来保持与其他 Xilinx 开发板的兼容,并减少总引脚数。




Figure 5-1: Character LCD Interface

一旦掌握,LCD 是一个实用的方式显示各种信息使用标准 ASCII 和自定义字符。然而,这些显示并不快。以半秒的间隔滚动显示屏,可以测试清晰度的实际极限。相比主板上有50mhz 时钟可用,显示很慢。PicoBlaze 处理器有效地控制显示时间和显示的实际内容。

接口字符 LCD 接口信号如表 5-1 所示。

Table 5-1: Character LCD Interface

Signal Name	FPGA Pin	Function		
SF_D<11>	M15	Data bit DB7	Shared with StrataFlash pins	
SF_D<10>	P17	Data bit DB6	SF_D<11:8>	
SF_D<9>	R16	Data bit DB5		
SF_D<8>	R15	Data bit DB4		
LCD_E	M18	Read/Write Enable Pulse		
		0: Disabled		
		1: Read/Write opera	tion enabled	
LCD_RS	L18	Register Select		
			r during write operations. Busy	
		Flash during read op		
		1: Data for read or write operations		
LCD_RW L17		Read/Write Control		
		0: WRITE, LCD acce	pts data	
		1: READ, LCD prese	nts data	

图 5-2 提供了字符液晶的 UCF 约束,包括 1/O 引脚分配和使用的 I/O 标准。

```
NET "LCD_E" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "LCD_RS" LOC = "L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "LCD_RW" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;

# The LCD four-bit data interface is shared with the StrataFlash.
NET "SF_D<8>" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<9>" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<10>" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<11>" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
```

Figure 5-2: UCF Location Constraints for the Character LCD

字符生成 ROM (CG ROM)包含 LCD 屏幕可以显示的每个预定义字符的字体位图,如图 5-4 所示。每个字符的字符代码存储在 RAM DD 位置随后引用 CG ROM 的位置。如图 5-4 所示。字符"S"出现在屏幕上。英文/罗马字符存储在 CG ROM 中,其等效 ASCII 代码地址。




Figure 5-4: LCD Character Set

## 5、Verilog 模块设计

```
LCD_Display.v文件:

module LCD_Display( output SF_CEO,
    output LCD_RW,
    // 0: 写
    // 1: 读
    output LCD_RS,
    // 0: 指令寄存器
    // 1: 数据寄存器

Output [3:0] SF_D,
    output LCD_E,
    // 0: Disabled, 1: Read/Write operation enabled
```

```
input clock,
input reset
);
parameter INIT_IDLE = 4'h1,
        WAITING_READY = 4'h2,
        WR_ENABLE_1
                      = 4'h3,
        WAITING_1 = 4'h4,
        WR ENABLE 2 = 4'h5,
        WAITING 2 = 4'h6,
        WR ENABLE 3
                      = 4 h7,
        WAITING_3 = 4'h8,
        WR_ENABLE_4
                     = 4'h9,
        WAITING_4 = 4'hA,
        INIT DONE = 4'hB;
reg [3:0] init state;
reg [19:0] cnt_init;
reg init done;
parameter DISPLAY INIT = 4'h1,
           FUNCTION SET = 4'h2,
           ENTRY_MODE_SET = 4'h3,
           DISPLAY_ON_OFF = 4'h4,
           DISPLAY CLEAR = 4'h5,
           CLEAR_EXECUTION = 4'h6,
           IDLE 2SEC = 4'h7,
           SET_DD_RAM_ADDR = 4'h8,
           LCD_LINE_1 = 4'h9,
           SET NEWLINE
                       = 4 hA,
           LCD_LINE_2 = 4'hB,
           DISPLAY DONE = 4'hC;
```

```
reg [3:0] ctrl_state;
reg [16:0] cnt_delay;
reg init_exec;
reg [26:0] cnt_2sec;
reg tx_ctrl;
parameter TX IDLE = 8'H01,
           UPPER_SETUP = 8'H02,
           UPPER HOLD = 8'H04,
           ONE US
                     = 8'H08,
           LOWER_SETUP = 8'H10,
           LOWER HOLD = 8'H20,
           FORTY_US
                     = 8'H40;
reg [6:0] tx_state;
reg [10:0] cnt tx;
reg select;
reg [3:0] nibble;
reg [3:0] DB init;
reg enable;
reg en init;
reg mux;
reg [7:0] tx byte;
reg [7:0] tx_Line1;
reg [7:0] tx Line2;
reg [3:0] cnt_1 = 4'b0; // For Line 1
reg [3:0] cnt_2 = 4'b0; // For Line 2
assign SF CEO = 1'b1; // Disable intel strataflash
assign LCD_RW = 1'b0;
assign LCD RS = select;
assign SF_D = ( mux ) ? nibble : DB_init;
assign LCD_E = ( mux ) ? enable : en_init;
always @(*)
begin
   case ( ctrl_state )
       DISPLAY INIT: mux = 1'b0;
```

```
FUNCTION_SET,
       ENTRY MODE SET,
       DISPLAY_ON_OFF,
       DISPLAY_CLEAR,
       IDLE_2SEC,
       CLEAR_EXECUTION,
       SET_DD_RAM_ADDR,
       LCD_LINE_1,
       SET_NEWLINE,
       LCD_LINE_2:
                         mux = 1'b1;
       default:
                          mux = 1'b0;
   endcase
end
always @( * ) begin
   case ( ctrl_state )
       FUNCTION_SET:
                         begin
                               tx_byte = 8'b0010_1000;
                               select = 1'b0;
                           end
       ENTRY_MODE_SET:
                           begin
                               tx byte = 8'b0000 0110;
                               select = 1'b0;
                           end
       DISPLAY ON OFF:
                           begin
                               tx_byte = 8'b0000_1100;
                               select = 1'b0;
                           end
       DISPLAY_CLEAR:
                           begin
                               tx byte = 8'b0000 0001;
                               select = 1'b0;
                           end
       SET DD RAM ADDR:
                           begin
                               tx_byte = 8'b1000_0000;
                               select = 1'b0;
                           end
       LCD_LINE_1:
                           begin
                               tx_byte = tx_Line1;
                               select = 1'b1;
                           end
       SET_NEWLINE:
                           begin
```

共 25 页第7页

```
tx byte = 8'b1100 0000;
                            select = 1'b0;
                         end
       LCD LINE 2:
                         begin
                            tx_byte = tx_Line2;
                            select = 1'b1;
                         end
       default:
                        begin
                            tx byte = 8'b0;
                            select = 1'b0;
                         end
   endcase
end
always @(*)
begin
   case (cnt 1)
          tx_Line1 = 8'b0101_0011; // CHAR_S
       1:
            tx Line1 = 8'b0111 0000;
                                         // CHAR p
            tx Line1 = 8'b0110_0001;
       2:
                                         // CHAR a
       3:
            tx_Line1 = 8'b0111_0010;
                                         // CHAR_r
            tx_Line1 = 8'b0111_0100;
       4:
                                         // CHAR t
            tx_Line1 = 8'b0110_0001;
                                         // CHAR a
       6:
             tx_Line1 = 8'b0110_1110;
                                          // CHAR_n
            tx Line1 = 8'b0010 1101;
                                         // CHAR_-
       7:
            tx Line1 = 8'b0011 0011;
                                         // CHAR 3
             tx_Line1 = 8'b0100_0101;
       9:
                                         // CHAR E
       10: tx_Line1 = 8'b0010_0000; // CHAR_space
       11: tx_Line1 = 8'b0100_0110;
                                      // CHAR_F
       12: tx_Line1 = 8'b0101_0000;
                                       // CHAR_P
       13: tx Line1 = 8'b0100 0111;
                                      // CHAR G
       14: tx_Line1 = 8'b0100_0001;
                                      // CHAR_A
       default:tx Line1 = 8'b0;
                                          // NONE
   endcase
end
always @(*)
begin
```

```
case ( cnt_2 )
        0:
              tx Line2 = 8'b0100 0110;
                                              // CHAR F
        1:
               tx Line2 = 8'b0101 0000;
                                              // CHAR P
              tx Line2 = 8'b0100 0111;
                                               // CHAR G
        2:
              tx_Line2 = 8'b0100_0001;
                                               // CHAR_A
        3:
              tx_Line2 = 8'b0010_0000;
        4:
                                               // CHAR_space
              tx Line2 = 8'b0101 0011;
        5:
                                               // CHAR S
              tx_Line2 = 8'b0111_0100;
        6:
                                               // CHAR_t
                                               // CHAR_a
              tx_Line2 = 8'b0110_0001;
        7:
               tx Line2 = 8'b0111 0010;
                                               // CHAR r
        8:
                tx Line2 = 8'b0111 0100;
                                               // CHAR t
        10: tx Line2 = 8'b0110 0101;
                                           // CHAR e
        11: tx Line2 = 8'b0111 0010;
                                           // CHAR r
        default:tx_Line2 = 8'b0;
                                               // NONE
    endcase
end
always @( posedge clock )
begin
    if( reset ) begin
        init_state <= INIT_IDLE;</pre>
        DB_init <= 4'b0;
        en_init <= 0;
        cnt init <= 0;</pre>
        init_done <= 0;</pre>
    end
    else begin
        case ( init_state )
           INIT_IDLE:
                               begin
                                    en init <= 0;
                                    if ( init_exec )
                                        init state <= WAITING READY;</pre>
                                    else
                                        init_state <= INIT_IDLE;</pre>
                                end
                                共 25 页第9页
```

```
WAITING READY:
                                        begin
                                            en_init <= 0;
                                            if ( cnt_init <= 750000 ) begin</pre>
                                                 DB_init <= 4'h0;
                                                 cnt_init <= cnt_init + 1;</pre>
                                                 init state <= WAITING READY;</pre>
                                            end
                                            else begin
                                                cnt init <= 0;</pre>
                                                init_state <= WR_ENABLE_1;</pre>
                                        end
                 WR ENABLE 1:
                                        begin
                                            DB_init <= 4'h3;</pre>
// Write SF D<11:8> = 0x3
                                            en_init <= 1'b1;
// Pulse LCD E High for 12 clock cycles.
                                            if ( cnt_init < 12 ) begin</pre>
                                                cnt init <= cnt init + 1;</pre>
                                                 init_state <= WR_ENABLE_1;</pre>
                                            end
                                            else begin
                                                cnt_init <= 0;</pre>
                                                 init_state <= WAITING_1;</pre>
                                            end
                                        end
                 WAITING 1:
                                        begin
// Wait 4.1 ms or longer, which is 205,000 clock cycles at 50 MHz.
                                            en_init <= 1'b0;
                                        共 25 页第10页
```

```
if ( cnt init <= 205000 ) begin
                                                 cnt_init <= cnt_init + 1;</pre>
                                                 init_state <= WAITING_1;</pre>
                                        end
                                        else begin
                                                 cnt_init <= 0;</pre>
                                                 init_state <= WR_ENABLE_2;</pre>
                                             end
                                        end
                  WR_ENABLE_2:
                                        begin
                                             DB_init <= 4'h3;
// Write SF_D<11:8> = 0x3
                                             en_init <= 1'b1;
// Pulse LCD E High for 12 clock cycles.
                                             if ( cnt_init < 12 ) begin</pre>
                                                 cnt_init <= cnt_init + 1;</pre>
                                                 init_state <= WR_ENABLE_2;</pre>
                                        end
                                        else begin
                                                 cnt init <= 0;</pre>
                                                 init_state <= WAITING_2;</pre>
                                             end
                                        end
// Wait 100 \mu s or longer, which is 5,000 clock cycles at 50 MHz.
                 WAITING 2:
                                        begin
                                            en_init <= 1'b0;
                                             if (cnt init <= 5000 ) begin
                                                 cnt_init <= cnt_init + 1;</pre>
```

```
init_state <= WAITING_2;</pre>
                          end
                          else begin
                              cnt_init <= 0;</pre>
                              init_state <= WR_ENABLE_3;</pre>
                          end
                      end
WR ENABLE 3:
                     begin
// Write SF_D<11:8> = 0x3, pulse LCD_E High for 12 clock cycles.
                          DB_init <= 4'h3;
                          // Write SF_D<11:8> = 0x3
                          en_init <= 1'b1;
                          // Pulse LCD_E High for 12 clock cycles.
                          if ( cnt_init < 12 ) begin</pre>
                              cnt_init <= cnt_init + 1;</pre>
                              init state <= WR ENABLE 3;</pre>
                      end
                      else begin
                              cnt init <= 0;</pre>
                              init_state <= WAITING_3;</pre>
                          end
                      end
WAITING_3:
                     begin
// Wait 40 us or longer, which is 2,000 clock cycles at 50 MHz.
                         en init <= 1'b0;
                          if (cnt_init <= 2000 ) begin
                              cnt_init <= cnt_init + 1;</pre>
                              init_state <= WAITING_3;</pre>
                      end
                      else begin
                      共 25 页第12 页
```

```
cnt_init <= 0;</pre>
                                                init_state <= WR_ENABLE_4;</pre>
                                           end
                                       end
                 WR_ENABLE_4:
                                       begin
                 // Write SF_D<11:8> = 0x2, pulse LCD_E High for 12 clock cycles.
                                            DB_init <= 4'h2;</pre>
                                            // Write SF D<11:8> = 0x3
                                           en_init <= 1'b1;
                                            // Pulse LCD_E High for 12 clock cycles.
                                           if ( cnt_init < 12 ) begin</pre>
                                                cnt_init <= cnt_init + 1;</pre>
                                                init_state <= WR_ENABLE_4;</pre>
                                       end
                                       else begin
                                                cnt init <= 0;</pre>
                                                init_state <= WAITING_4;</pre>
                                            end
                                       end
                 WAITING 4:
                                       begin
                 // Wait 40 us or longer, which is 2,000 clock cycles at 50 MHz.
                                           en init <= 1'b0;
                                            if (cnt init <= 2000 ) begin
                                                cnt_init <= cnt_init + 1;</pre>
                                                init_state <= WAITING_4;</pre>
                                            end
                                            else begin
                                                DB init <= 4'h0;
// Write SF_D<11:8> = 0x0
                                                cnt_init <= 0;</pre>
                                        共 25 页第13 页
```

```
cnt init <= 0;</pre>
                                             init_done <= 1'b1;</pre>
                                             init_state <= INIT_DONE;</pre>
                                         end
                                    end
             INIT_DONE:
                                    begin
                                         init_state <= INIT_DONE;</pre>
                                         DB_init <= 4'h0;
                                         en_init <= 1'b0;
                                         cnt_init <= 0;</pre>
                                         init_done <= 1'b1;</pre>
                                    end
             default:
                                    begin
                                         init_state <= INIT_IDLE;</pre>
                                         DB_init <= 4'b0;
                                        en_init <= 0;
                                        cnt_init <= 0;</pre>
                                         init_done <= 0;</pre>
                                    end
         endcase
    end
always @( * )
    case ( ctrl_state )
         DISPLAY_INIT:
                             tx_ctrl = 1'b0;
         FUNCTION_SET,
         ENTRY_MODE_SET,
         DISPLAY_ON_OFF,
                                     共 25 页第14 页
```

end

begin

```
DISPLAY_CLEAR: tx_ctrl = 1'b1;
        CLEAR EXECUTION: tx ctrl = 1'b0;
        SET_DD_RAM_ADDR,
        LCD_LINE_1,
        SET_NEWLINE,
        LCD_LINE_2:
                           tx_ctrl = 1'b1;
        DISPLAY_DONE:
                         tx_ctrl = 1'b0;
        default:
                            tx_ctrl = 1'b0;
    endcase
end
always @( posedge clock )
begin
    if( reset ) begin
        ctrl_state <= DISPLAY_INIT;</pre>
        cnt_delay <= 0;</pre>
        cnt 1 <= 0;
        cnt_2 <= 0;
        cnt 2sec <= 0;
    end
    else begin
        case ( ctrl_state )
            // power on initialization sequence
            DISPLAY INIT:
                                begin
                                     init_exec <= 1;</pre>
                                     if ( init_done ) begin
                                         ctrl_state <= FUNCTION_SET;</pre>
                                         cnt 1 <= 0;
                                         cnt_2 <= 0;
                                     end
                                     else begin
                                         ctrl_state <= DISPLAY_INIT;</pre>
                                     end
                                 end
            FUNCTION_SET:
                                 begin
```

```
// Wait 40 us or longer
                         if ( cnt tx <= 2000 ) begin
                             ctrl_state <= FUNCTION_SET;</pre>
                         end
                         else begin
                             ctrl_state <= ENTRY_MODE_SET;</pre>
                         end
                     end
ENTRY MODE SET:
                     begin
                         // Wait 40 us or longer
                         if ( cnt tx <= 2000 ) begin
                             ctrl_state <= ENTRY_MODE_SET;</pre>
                         end
                         else begin
                             ctrl_state <= DISPLAY_ON_OFF;
                         end
                     end
DISPLAY_ON_OFF:
                     begin
                         // Wait 40 us or longer
                         if ( cnt_tx \le 2000 ) begin
                             ctrl_state <= DISPLAY_ON_OFF;
                         end
                         else begin
                             ctrl_state <= DISPLAY_CLEAR;</pre>
                         end
                     end
DISPLAY_CLEAR:
                     begin
                         // Wait 40 us or longer
                         if ( cnt_tx \le 2000 ) begin
                             ctrl_state <= DISPLAY_CLEAR;</pre>
                         end
                         else begin
                             ctrl_state <= CLEAR_EXECUTION;</pre>
                             cnt delay <= 0;</pre>
                         end
                     end
                      共 25 页第16页
```

```
CLEAR EXECUTION:
                     begin
                     // The delay after a Clear Display command is 1.64ms,
                      // which corresponds to 82000 clock cycles.
                          if ( cnt_delay <= 82000 ) begin</pre>
                              ctrl_state <= CLEAR_EXECUTION;</pre>
                              cnt_delay <= cnt_delay + 1;</pre>
                          end
                          else begin
                              ctrl_state <= IDLE_2SEC;
                              cnt_delay <= 0;</pre>
                              cnt_2sec <= 0;</pre>
                          end
                     end
IDLE 2SEC:
                     begin
                          if (cnt_2sec < 27'd100000000 ) begin
                              ctrl_state <= IDLE_2SEC;
                              cnt 2sec <= cnt 2sec + 1;</pre>
                          end
                          else begin
                              ctrl state <= SET DD RAM ADDR;
                              cnt delay <= 0;</pre>
                          end
                     end
SET_DD_RAM_ADDR:
                     begin
                          // Wait 40 us or longer
                          if ( cnt_tx \le 2000 ) begin
                              ctrl_state <= SET_DD_RAM_ADDR;</pre>
                          end
                          else begin
                              ctrl_state <= LCD_LINE_1;
                              cnt 1 <= 0;
                          end
                     end
```

```
LCD_LINE_1:
                    begin
                        // Wait 40 us or longer
                        if ( cnt_tx \le 2000 ) begin
                            ctrl_state <= LCD_LINE_1;
                        end
                        else if ( cnt_1 < 14 ) begin
                                 ctrl_state <= LCD_LINE_1;
                                 cnt_1 <= cnt_1 + 1;
                            end
                            else begin
                                ctrl_state <= SET_NEWLINE;</pre>
                                cnt_1 <= 0;
                            end
                    end
SET NEWLINE:
                    begin
                        // Wait 40 us or longer
                        if ( cnt_tx \le 2000 ) begin
                            ctrl state <= SET NEWLINE;</pre>
                        end
                        else begin
                            ctrl_state <= LCD_LINE_2;
                            cnt 2 <= 0;
                        end
                    end
LCD_LINE_2:
                    begin
                        // Wait 40 us or longer
                        if ( cnt_tx <= 2000 ) begin
                            ctrl_state <= LCD_LINE_2;
                        end
                        else if ( cnt_2 < 11 ) begin
                                 ctrl_state <= LCD_LINE_2;
                                 cnt_2 <= cnt_2 + 1;
                            end
                            else begin
                     共 25 页第18页
```

```
ctrl_state <= DISPLAY_DONE;
                                              cnt_2 <= 0;
                                          end
                                 end
            DISPLAY_DONE:
                                 begin
                                     ctrl_state <= DISPLAY_DONE;</pre>
                                 end
            default:
                                 begin
                                      ctrl_state <= DISPLAY_INIT;</pre>
                                      cnt_delay <= 0;</pre>
                                      cnt_1 <= 0;
                                      cnt_2 <= 0;
                                      cnt_2sec <= 0;
                                 end
        endcase
    end
end
always @( posedge clock )
begin
    if ( reset ) begin
        enable <= 1'b0;
        nibble <= 4'b0;
        tx_state <= TX_IDLE;</pre>
        cnt_tx <= 0;
    end
    else begin
        case ( tx_state )
            TX IDLE:
                                 begin
                                     enable <= 1'b0;</pre>
                                     nibble <= 4'b0;</pre>
                                      cnt_tx <= 0;
                                      if ( tx_ctrl ) begin
                                  共 25 页第19 页
```

```
tx_state <= UPPER_SETUP;</pre>
                                              end
                                             else begin
                                                 tx_state <= TX_IDLE;</pre>
                                              end
                                         end
                  // Setup time ( time for the outputs to stabilize ) is 40ns, which is 2 clock
cycles
                  UPPER_SETUP:
                                         begin
                                             nibble <= tx byte[7:4];</pre>
                                              if ( cnt_tx < 2 ) begin
                                                  enable <= 1'b0;
                                                  tx_state <= UPPER_SETUP;</pre>
                                                  cnt_tx <= cnt_tx + 1;</pre>
                                             end
                                             else begin
                                                  enable <= 1'b1;</pre>
                                                  tx_state <= UPPER_HOLD;</pre>
                                                  cnt_tx <= 0;
                                              end
                                         end
                  // Hold time ( time to assert the LCD E pin ) is 230ns, which translates to
roughly 12 clock cycles
                  UPPER_HOLD:
                                         begin
                                             nibble <= tx byte[7:4];</pre>
                                              if ( cnt_tx < 12 ) begin
                                                  enable <= 1'b1;</pre>
                                                  tx_state <= UPPER_HOLD;</pre>
                                                  cnt_tx <= cnt_tx + 1;</pre>
                                             end
                                             else begin
                                                  enable <= 1'b0;</pre>
                                                  tx_state <= ONE_US;</pre>
                                                  cnt_tx <= 0;
                                             end
```

共 25 页第20页

end


```
ONE_US:
                       begin
                            enable <= 1'b0;</pre>
                            if ( cnt_tx \le 50 ) begin
                                tx_state <= ONE_US;</pre>
                                cnt_tx <= cnt_tx + 1;</pre>
                            end
                            else begin
                                tx_state <= LOWER_SETUP;</pre>
                                cnt_tx <= 0;
                            end
                       end
LOWER_SETUP:
                       begin
                            nibble <= tx_byte[3:0];</pre>
                            if ( cnt_tx < 2 ) begin
                                enable <= 1'b0;</pre>
                                tx_state <= LOWER_SETUP;</pre>
                                cnt_tx <= cnt_tx + 1;</pre>
                            end
                            else begin
                                enable <= 1'b1;</pre>
                                tx_state <= LOWER_HOLD;</pre>
                                cnt tx <= 0;
                            end
                       end
LOWER HOLD:
                       begin
                            nibble <= tx_byte[3:0];</pre>
                            if ( cnt_tx < 12 ) begin
                                enable <= 1'b1;</pre>
                                tx_state <= LOWER_HOLD;</pre>
                                cnt_tx <= cnt_tx + 1;</pre>
                        共 25 页第21 页
```

```
end
                                          else begin
                                              enable <= 1'b0;</pre>
                                              tx_state <= FORTY_US;</pre>
                                              cnt_tx <= 0;
                                          end
                                     end
                FORTY US:
                                     begin
                                         enable <= 1'b0;</pre>
                                          if ( cnt tx <= 2000 ) begin
                                              tx_state <= FORTY_US;</pre>
                                              cnt_tx <= cnt_tx + 1;</pre>
                                         else begin
                                             tx state <= TX IDLE;</pre>
                                             cnt tx <= 0;
                                         end
                                     end
                default:
                                     begin
                                              enable <= 1'b0;</pre>
                                              nibble <= 4'b0;
                                              tx_state <= TX_IDLE;</pre>
                                              cnt tx <= 0;
                                     end
            endcase
        end
    end
endmodule
UCF 文件:
NET "SF CEO" LOC = "D16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
NET "LCD_RW" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
NET "LCD RS" LOC = "L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "LCD E" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<0>" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<1>" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
                                      共 25 页第22 页
```


```
NET "SF_D<2>" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "SF_D<3>" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "clock" LOC = "C9" | IOSTANDARD = LVCMOS33;
NET "reset" LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN;
```

### 5.2、状态机的状态转移图

#### (1)上电初始化状态转移图



(2)屏幕显示状态转移图



(3)字符传输状态转移图

