
Verilog 2 - Design Examples



Modified by Michael Taylor from Arvind's MIT 6.375 slides.

Verilog can be used at several levels

High-Level Behavioral



Register Transfer Level



Gate Level

A common approach is to use C/C++ for initial behavioral modeling, and for building test rigs

automatic tools to synthesize a low-level gate-level model

Writing synthesizable Verilog

Recap: Combinational logic

- Use continuous assignments (assign) assign C in = B out + 1;
- Use always comb blocks with blocking assignments (=)

```
always comb
   begin
     out = 2'd0:
     if (in1 == 1)
        out = 2'd1;
     else if (in2 == 1)
        out = 2'd2;
   end
```

always blocks allow more expressive control structures, though not all will synthesize

default value

- Every variable should have a default value to avoid inadvertent introduction of latches
- Don't assign to same variable from more than one always comb block. Race conditions in behavioral sim, synthesizes incorrectly. 103-3

Writing synthesizable Verilog: Sequential logic

- Use always_ff @ (posedge clk) only with non-blocking
 assignment operator (<=)
 always_ff @ (posedge clk)
 C_out <= C_in;</pre>
- Use only positive-edge triggered flip-flops for state
- Do not assign the same variable from more than one always_ff block. Race condition in behavioral simulation; synthesizes incorrectly.
- Do not mix blocking and non-blocking assignments
 - only use non-blocking assignments (<=) for sequential logic.
 - only use block assignments (=) for combinational logic.
- Like in software engineering, express your design as a module hierarchy that corresponds to logical boundaries in the design. Also, separate datapath and control (more later).

An Example: Good Style


```
wire A next, B next, C next; Δ
reg Ar, Br, Cr;
always ff @ ( posedge clk )
begin
 A r <= A next;
 Br <= B next;
  C r <= C next;</pre>
                              Readable,
end
assign B next = A r + 1;
                              separated.
assign C next = B r + 1;
```

combinational and sequential logic are

Standard naming: A r is the output of the register and A next (or A n) is the input.

An Example: Good Style

```
wire A next;
reg B next, C next;
reg A_r, B_r, C_r;
always ff @ ( posedge clk )
begin
  A r <= A next;
 B r <= B next;
  C r <= C next;
end
always comb
begin
  B next = A r + 1;
  C \text{ next} = B r + 1;
end
```



Readable, combinational and sequential logic are separated.


Alternate implementation?

An Example: Okay, but less readable?

```
wire A next;
reg Ar, Br, Cr;
always ff @ ( posedge clk )
begin
 A r <= A next;
 B r \le A r + 1;
 C r \le B r + 1;
                            Is (B_r == A_next+1)?
end
                             Nope - Why?
                              A_r <= A_next creates
                              a register between
                               A_next and A_r, not a wire.
```

Another style – multiple always blocks

```
wire A_n, B_n, C_n;
reg A_r, B_r, C_r;
always ff @ ( posedge clk )
 A r \le A n;
assign B n = A r + 1;
always ff @ ( posedge clk )
 B r \le B n;
assign C n = B r + 1;
always ff @ ( posedge clk )
 C r \le C n;
```



Does it have the same functionality?

Yes. But why?


It generates the same underlying circuit.

How about this one?

```
wire A_n, B_n, C_n;
reg A_r, B_r, C_r;

always @(posedge clk)
begin
  A_r = A_n;
  B_r = B_n;
  C_r = C_n;
end

assign B_n = A_r + 1;
assign C n = B r + 1;
```



Will this synthesize?

→ Maybe

Is it correct?

→ No; Do not use "blocking assignments" in @posedge clk blocks. It is forbidden in this class.

What does this do? (This is correct but bad code.)

```
wire B_in, C_in;
reg A_r;
wire sel;

always @( posedge clk )
begin
   A_r <= 1'b0;
   A_r <= B_in;

if (sel)
   A_r <= C_in;
end</pre>
```

Desugar into separate comb. and seq. logic.

```
wire B in, C in;
                             wire A n, B in, C in;
reg Ar;
                             reg Ar;
wire sel;
                             wire sel;
always @ ( posedge clk )
                             always comb
begin
                             begin
 A r <= 1'b0; // redundant!
                               A n = A r; // default;
 A r \le B in;
                                           // rdt. but safe
                               A n = B in;
  if (sel)
   A r \le C in;
                               if (sel)
end
                                 A_n = C_{in};
                             end
                              always_ff @( posedge clk )
                                begin
                                  A_r \ll A_n;
                                end
                                                        L03-12
```

What does this do?

For each always_comb, assign, always_ff statement, draw the gates and wires.

```
wire A_n, B_in, C_in;
 reg Ar;
wire choose;
 always comb
begin
  A_n = A_r; // default
                              B_in
  A n = B in;
                              C in
   if (choose)
     A_n = C_{in};
                                   choose
 end
always ff @ ( posedge clk )
  begin
    A r \ll A n;
  end
```

L03-13

Verilog execution semantics

- Confusing
- Best solution is to write synthesizable verilog that corresponds exactly to logic you have already designed on paper.
- Debugging is <u>very</u> difficult for Verilog. Don't write code and "see if it works." Test each "unknown" thing individually until you know what it does; then combine into larger entities.
- Before you try to simulate, manually check every wire to make sure that it is correctly (1) defined, connected to (2) source and (3) destination, and that (4) the logic driving it appears to be correct.
 - This is way faster than finding the same bugs in the waveform viewer!

Verilog struct example

lab 2a examined this

```
typedef struct packed {
  logic [17-1:0] instr;
   logic [10-1:0] addr;
 } instr packet s;
instr_packet_s ip_n, ip_A_r, ip_B_r, ip_C_r;
assign ip n = \{addr: addr i
               , instr: instr i);
assign { addr o, instr o }
   = { ip_C_r.addr, ip_C_r.instr };
always ff @ ( posedge clk )
  begin
    { ip_A_r, ip_B_r, ip_C_r } <=
            { ip_n, ip_A_r, ip_B_r };
                                                       103-15
  end
```