



COMPUTER ORGANIZATION AND SOFTWARE SYSTEMS SESSION 7


Prof. CR Sarma WILP.BITS-Pilani

Revision for Multi Cycle MIPS The Five Steps





- Step 1: IF (Instruction Fetch)
- Step 2: ID (Instruction Decode)
- Step 3 : EX (Execute)
- Step 4: MEM (Memory)
- Step 5: WB (Write Back)



I-Type Instruction: lw \$s1,100[\$s2]

Step1: IFetch

```
IR \leftarrow Memory [PC] PC \leftarrow PC + 4
```

Step 3: Exec

- 1. Memory reference
 - ALUout \leftarrow A + sign-extend (IR[15:0])
- 2. Arithmetic and logical instruction $ALUout \leftarrow A$ op B
- 3.Branch
 if (A == B) PC ← ALUout
- 4. Jump
 PC ← { PC[31:28], (IR [25:0] << 2)

Step 5: WB

Memory read completion step

- Reg [IR [20:16]] ← MDR

Step 2: Dec

- read two registers corresponding to rs and rt fields
 - A ← Reg [IR [25:21]]
 - B ← Reg [IR [20:16]]
- compute branch target address with ALU
 ALUout ← PC + (sign-extend (IR[15-0]) << 2)</p>

Step 4: Mem

1. Memory Access

or

Memory [ALUout] ← B

2. R-Type Instruction Completion Reg [IR [15: 11]] ← ALUout •ALU control unit generates 4 bit ALUOperation control signal based on function field

2 bit control field → ALUOp

 $00 \rightarrow lw$ and sw

01→ beq (sub)

PCWrite

10→ add, subtract, AND, OR and slt

 ALU control lines
 Function

 0000
 AND

 0001
 OR

 0010
 add

 0110
 subtract

 0111
 set on less than


 1100
 NOR



IF

BACK

lead



Contd...





☐ Instruction Fetch:

- IR \leftarrow Memory [PC]:
- MemRead
- 1 IRWrite
- o IorD
 - PC← PC + 4:
- ALUSrcA
- 01 ALUSrcB
- oo ALUop
- oo PCSource
 - 1 PCWrite

00: Add operation

01: Subtract Operation

10: Function field of the instruction

determines the ALU operation

00: PC + 4 output of ALU

01: branch target address ALUout

10:jump target address

I-Type Instruction: lw \$s1,100[\$s2]

Step1: IFetch

```
IR \leftarrow Memory [PC] PC \leftarrow PC + 4
```

Step 3: Exec

- 1. Memory reference
 - ALUout \leftarrow A + sign-extend (IR[15:0])
- 2. Arithmetic and logical instruction $ALUout \leftarrow A$ op B
- 3.Branch
 if (A == B) PC ← ALUout
- 4. Jump
 PC ← { PC[31:28], (IR [25:0] << 2)

Step 5: WB

Memory read completion step

- Reg [IR [20:16]] ← MDR

Step 2: Dec

- read two registers corresponding to rs and rt fields
 - A ← Reg [IR [25:21]]
 - B ← Reg [IR [20:16]]
- compute branch target address with ALU
 ALUout ← PC + (sign-extend (IR[15-0]) << 2)</p>


Step 4: Mem

1. Memory Access

or

Memory [ALUout] ← B

2. R-Type Instruction Completion Reg [IR [15: 11]] ← ALUout



Second Step

0: First operand is PC

1: First operand is register



achieve

lead

Instruction decode and rg

- read two registersfields
- compute branck

A ← Reg [IR [/ ∠1]

B ← Reg [IR/ 0:16]]

ALUout + (sign-g

Second operand

00: register

01:4

10:Sign Extd lower 16 bits of IR

11 :Sign Extd lower 16 bits of IR << 2

(IR[15-0]) << 2)

• ALUSrcA

ALUSrcB

00: Add

01: Subtract

10:Function field determines the

ALU operation

00 ALUO

11

I-Type Instruction: lw \$s1,100[\$s2]

Step1: IFetch

```
IR \leftarrow Memory [PC] PC \leftarrow PC + 4
```

Step 3: Exec

- 1. Memory reference
 - ALUout \leftarrow A + sign-extend (IR[15:0])
- 2. Arithmetic and logical instruction $ALUout \leftarrow A$ op B
- 3.Branch
 if (A == B) PC ← ALUout
- 4. Jump
 PC ← { PC[31:28], (IR [25:0] << 2)

Step 5: WB

Memory read completion step

- Reg [IR [20:16]] ← MDR

Step 2: Dec

- read two registers corresponding to rs and rt fields
 - A ← Reg [IR [25:21]]
 - B ← Reg [IR [20:16]]
- compute branch target address with ALU
 ALUout ← PC + (sign-extend (IR[15-0]) << 2)</p>

Step 4: Mem

1. Memory Access

or

Memory [ALUout] ← B

2. R-Type Instruction Completion Reg [IR [15: 11]] ← ALUout •ALU control unit generates 4 bit ALUOperation control signal based on function field

2 bit control field → ALUOp

 $00 \rightarrow lw$ and sw

 $01 \rightarrow \text{beq (sub)}$

PCWrite

10→ add, subtract, AND, OR and slt

 ALU control lines
 Function

 0000
 AND

 0001
 OR

 0010
 add

 0110
 subtract

 0111
 set on less than


 1100
 NOR



EX

BACK

lead





Step 3: Contd...

0: First operand is PC

1. Memory reference 1: First operand is register A

ALUout A + sign-extens (IR[15:0])

1 - ALUSrcA

Second operand

- 00: register
- 01:4
- 10:Sign Extd lower 16 bits of IR
- 11 :Sign Extd lower 16 bits of IR << 2

10 - ALUSrcB

00 - ALUop

00: Add operation

01: Subtract Operation

10:Function field of the instruction

determines the ALU operation

I-Type Instruction: lw \$s1,100[\$s2]

Step1: IFetch

```
IR \leftarrow Memory [PC] PC \leftarrow PC + 4
```

Step 3: Exec

- 1. Memory reference
 - ALUout \leftarrow A + sign-extend (IR[15:0])
- 2. Arithmetic and logical instruction $ALUout \leftarrow A$ op B
- 3.Branch
 if (A == B) PC ← ALUout
- 4. Jump
 PC ← { PC[31:28], (IR [25:0] << 2)

Step 5: WB

Memory read completion step

- Reg [IR [20:16]] ← MDR

Step 2: Dec

- read two registers corresponding to rs and rt fields
 - A ← Reg [IR [25:21]]
 - B ← Reg [IR [20:16]]
- compute branch target address with ALU
 ALUout ← PC + (sign-extend (IR[15-0]) << 2)</p>

Step 4: Mem

- 1. Memory Access
 - MDR ← Memory [ALUout]
 - or
 - Memory [ALUout] ← B
- 2. R-Type Instruction Completion Reg [IR [15: 11]] ← ALUout

•ALU control unit generates 4 bit ALUOperation control signal based on function field

2 bit control field → ALUOp

 $00 \rightarrow lw$ and sw

01→ beq (sub)

PCWrite

10→ add, subtract, AND, OR and slt

ALU control lines	Function	
0000		
0001	OR	
0010	add	
0110	subtract	
0111	set on less than	
1100	NOR	






MR

BACK

lead





Step 4 Contd...



```
Memory reference
```

lw

MDR ← Memory [ALUout]

- MemRead
- 1 IorD

Memory [ALUout] ← B

- MemWrite
- IorD

I-Type Instruction: lw \$s1,100[\$s2]

Step1: IFetch

```
IR \leftarrow Memory [PC] PC \leftarrow PC + 4
```

Step 3: Exec

- 1. Memory reference
 - ALUout \leftarrow A + sign-extend (IR[15:0])
- 2. Arithmetic and logical instruction $ALUout \leftarrow A$ op B
- 3.Branch
 if (A == B) PC ← ALUout
- 4. Jump
 PC ← { PC[31:28], (IR [25:0] << 2)

Step 5: WB

Memory read completion step

- Reg [IR [20:16]] ← MDR

Step 2: Dec

- read two registers corresponding to rs and rt fields
 - A ← Reg [IR [25:21]]
 - B ← Reg [IR [20:16]]
- compute branch target address with ALU
 ALUout ← PC + (sign-extend (IR[15-0]) << 2)</p>

Step 4: Mem

1. Memory Access

or

Memory [ALUout] ← B

2. R-Type Instruction Completion Reg [IR [15: 11]] ← ALUout

•ALU control unit generates 4 bit ALUOperation control signal based on function field

2 bit control field → ALUOp

 $00 \rightarrow lw$ and sw

 $01 \rightarrow \text{beq (sub)}$

PCWrite

10→ add, subtract, AND, OR and slt

ALU control lines	Function	
0000		
0001	OR	
0010	add	
0110	subtract	
0111	set on less than	
1100	NOR	






lead

WB







Step 5



Write back or Memory read completion step

- Reg [IR [20:16]] ← MDR

MemtoReg

1

RegWrite

1

RegDst

0

Summary

Step name	Action for R-type instructions	Action for memory- reference instructions	Action for branches	Action for jumps	
Instruction fetch		IR <= Memory[PC] PC <= PC + 4			
Instruction decode/register fetch	A <= Reg [IR[25:21]] B <= Reg [IR[20:16]] ALUOut <= PC + (sign-extend (IR[15:0]) << 2)				
Execution, address computation, branch/jump completion	ALUOut <= A op B	ALUOut \Leftarrow A + sign-extend (IR[15:0])	if (A === B) PC <= ALUOut	PC <= {PC [31:28], (IR[25:0]],2'b00)}	
Memory access or R-type completion	Reg [IR[15:11]] <= ALUOut	Load: MDR <= Memory[ALUOut] or Store: Memory [ALUOut] <= B			
Memory read completion		Load: Reg[IR[20:16]] <= MDR			





Control Unit Design

BITS Pilani

Pilani Campus




Control Unit implementation

Hardwired control unit (RISC)
Microprogrammed control unit(CISC)

lead

- Control unit inputs
 - Flags and control bus
 - Each bit means something
 - Instruction register
 - Op-code causes different Flags control signals for each different instruction
 - Unique logic for each opcode
 - Clock
- Time efficient



Problems With Hard Wired Designs


- Complex sequencing & micro-operation logic
- Difficult to design and test
- Inflexible design
- Difficult to add new instructions

Microprogrammed Control Unit

- A computer executes a program
- Fetch/execute cycle
- Each cycle has a number of steps
 - Called micro-operations
 - Each step does very little
 - Atomic operation of CPU

Constituent Elements of Program Execution





Example: Fetch Sequence

 $t1: MAR \leftarrow (PC)$

t2: $MBR \leftarrow (memory)$

 $PC \leftarrow (PC) + 1$

 $t3: IR \leftarrow (MBR)$

OR

t1: MAR <- (PC)

t2: MBR <- (memory)

†3: PC <- (PC) +1

IR <- (MBR)</pre>

Example: Execute Cycle (ADD)

Different for each instruction

e.g. ADD R1,X - add the contents of location X to Register 1 , result in R1

 $t1: MAR \leftarrow (IR_{address})$

t2: $MBR \leftarrow (memory)$

 $+3: R1 \leftarrow R1 + (MBR)$

Note no overlap of micro-operations


innovate achieve lead

Instruction Cycle

- Each phase decomposed into sequence of elementary micro-operations
- E.g. fetch, indirect, and interrupt cycles
- Execute cycle
 - One sequence of micro-operations for each opcode
- Need to tie sequences together
- Assume new 2-bit register
 - Instruction cycle code (ICC) designates which part of cycle processor is in
 - 00: Fetch
 - 01: Indirect
 - 10: Execute
 - 11: Interrupt

Flowchart for Instruction Cycle







Functions of Control Unit

- The control unit performs two basic tasks:
 - Sequencing
 - Causing the CPU to step through a series of micro-operations
 - Execution
 - Causing the performance of each micro-op
- This is done using Control Signals

```
Example: ADD R1, X

t1: MAR \leftarrow (PC) t4: MAR \leftarrow (IR_{address})

t2: MBR \leftarrow (memory) t5: MBR \leftarrow (memory)

PC \leftarrow (PC) + 1 t6: R1 \leftarrow R1 + (MBR)

t3: IR \leftarrow (MBR)
```

innovate achieve lead

Control Signals

- Inputs to the control unit
 - Clock
 - One micro-instruction (or set of parallel microinstructions) per clock cycle
 - Instruction register
 - Op-code for current instruction
 - · Determines which micro-instructions are performed
 - Flags
 - State of CPU
 - Results of previous operations
 - From control bus
 - Interrupts
 - Acknowledgements

innovate




lead


Microprogrammed Control Unit

•Use sequences of micro-instructions to clock control complex operations called micro-programming or firmware

•Firmware is midway between hardware and software



Organization of Control Memory



.
Jump to fetch or interrupt

IOF routine






Pipeline


innovate achieve lead

Laundry System





Laundry System.....





Pipelining

 The process of accepting new inputs at one end before previously accepted inputs appear as outputs at the other end.

 To apply this concept to instruction execution, we must recognize that, in fact, an instruction has a number of stages

Pipelining

- An overlapped parallelism: overlapped execution of multiple operations
- Pipelining
 - Subdivide the input task into a sequence of subtasks
 - Specialized hardware stage for each task
 - Concurrent operation of all the stages


Two segment instruction pipeline

- Contains
 - Instruction Fetch (IF)
 - Execute (EX)
- Example: 8086 microprocessor
- Instruction Fetch unit is implemented by means of first in first out buffer (Queue)

Two Stage Pipeline



(a) Simplified view



(b) Expanded view

Issues

- 1. The execution time will generally be longer than the fetch time
- 2. A conditional branch instruction makes the address of the next instruction to be fetched unknown.

Four Segment instruction pipeline



- Contains
 - FI : fetch instruction
 - DA: Decode instruction and calculate effective address
 - FO: Fetch operand
 - EX: Execute instruction

Six stage pipeline

Contains

- FI : fetch instruction
- DI: Decode instruction
- CO: calculate effective address
- FO: Fetch operand
- EI : Execute instruction
- WO: Write Operand


Timing Diagram for Instruction Pipeline Operation



			Time	9	→									
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	СО	FO	EI	WO								
Instruction 2		F	DI	СО	FO	EI	WO							
Instruction 3			FI	DI	СО	FO	EI	WO						
Instruction 4				FI	DI	СО	FO	EI	WO					
Instruction 5					FI	DI	СО	FO	EI	WO				
Instruction 6						FI	DI	СО	FO	EI	WO			
Instruction 7							FI	DI	СО	FO	E	wo		
Instruction 8								FI	DI	СО	FO	EI	WO	
Instruction 9									FI	DI	СО	FO	EI	wo


Important Points to be noted

- Do all the instructions need all the stages?
- At t=6, WO, FO and FI accesses the memory. Is there any issue?
- Is there any implication on having different time duration for different stages?
- Any issues with conditional branch?
- Dependency of CO stage on register used in previous stage



Time

Structure of a pipeline



Classification

- · Arithmetic pipelining
- Instruction pipelining
- Processor pipelining
- Unifunction and multifunction pipelining
- Static and Dynamic pipelining
- Scalar and Vector pipelining

Arithmetic pipelining



- Arithmetic and logic units of a computer can be segmentized for pipeline operations
- Usually found in high speed computers
- Example:
 - Star 100 \rightarrow 4 stage
 - TI-ASC \rightarrow 8 stage
 - Cray-1 \rightarrow 14 stage
 - Cyber $205 \rightarrow 26$ stages
 - Intel Cooper Lake (3rd Gen Intel Xeon) = 14 stages
- Floating point adder pipeline

$$X = A^*2^a$$

$$y = B*2^{b}$$




Instruction pipelining


- The execution of a stream of instructions can be pipelined by overlapping the execution of the current instruction with the fetch, decode......of subsequent instructions
- Sequence of steps followed in most general purpose computer to process instruction
 - 1. Fetch the instruction from memory
 - 2. Decode the instruction
 - 3. Calculate the effective address
 - 4. Fetch the operands from memory
 - 5. Execute the instruction
 - 6. Store the result in the proper place

Unifunction and multifunction pipelining

- Uni-function
 - Pipeline with a fixed and dedicated function
 - Ex: Floating point adder
- Multifunction
 - Pipeline may perform different functions

Uni-function Vs Multifunction








Is a two dimensional chart
Used to show how successive pipeline stages are
utilized or reserved



Uni-function Vs Multifunction



Reservation Table A


	ТО	T1	T2
51	A		
52		A	
53			A

Reservation Table B

	ТО	T1
51	В	
52		В

Linear and Nonlinear Pipelines


- Linear Pipeline: Without feed forward and feed back connection
- Nonlinear Pipeline with feed forward and/or feed back connection



lead

Static and Dynamic pipelining


- Based on the configuration i.e. the interconnection pattern between its stages
- A static pipeline assumes only one functional configuration at a time
- Useful when instructions of the same type can be streamed for execution



Reservation Table

Time \rightarrow


	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

Time \rightarrow


	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2	·		X		X			
S 3				X		X		



Reservation Table

Time \rightarrow


	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

Time \rightarrow


	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

Time \rightarrow


	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S3				X		X		



Reservation Table

Time \rightarrow


	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

Time \rightarrow


	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S 3				X		X		



Reservation Table

Time \rightarrow

	0	1	2	3	4	5	6	7
S1	X	X					X	X
S2			X		X			
S3				X		X		



Reservation Table

Time \rightarrow

	0	1	2	3	4	5	6	7
S 1	X	X					X	X
S2			X		X			
S3				X		X		

- Dynamic pipeline allows more frequent changes in its configuration
- Require more elaborate sequencing and control mechanisms




Scalar and Vector pipelining

- Based on the operand types or instruction type
- Scalar pipeline processes scalar operands
- Vector pipeline operate on vector data and instructions.

ALUop	Instructions
00	lw, sw
01	Beq
10	add, sub, and, or, slt


Signal name	Effect when deasserted	Effect when asserted	
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).	
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.	
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign- extended, lower 16 bits of the instruction.	
PCSrc .	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.	
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.	
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.	
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.	



RegDst		
Branch		
MemRead		
MemtoReg		
ALUop		
MemWriteALUsrc		
RegWrite		
X: Disabled-Don't Care		

Complete Data Path





The simple datapath with the control unit.