



BITS Pilani
Pilani Campus

COMPUTER ORGANIZATION AND SOFTWARE SYSTEMS

Lakshmikantha G C
WILP & Department of CS & IS



Webinar-2

MIPS-Multicycle Implementation



BITS Pilani

Pilani Campus


Last Class...

- MIPS Instruction set architecture
- Datapath for
 - fetching instructions
 - updating program counter
 - implementing R-type ALU operations
 - implementing data memory unit and the sign extension unit
 - datapath for implementing branch instructions
- Effect of control signals

R-Type



I-type



J-type



Effects of 7 control signals

Signal name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, lower 16 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.


Effect of ALUop —



ALUop	Instructions
00 =	lw, sw — I-type
01 =	Beq
10 =	add, sub, and, or, slt — R-type

Execution steps: sw \$s1, 100(\$s2)

1. The instruction is fetched, and the PC is incremented
2. A register \$s2 and \$s1 value is read from the register file
3. The ALU computes the sum of the value read from the register s2 and the sign extended lower 16 bits of the instruction
4. the sum from the ALU is used as the address for the data memory and writes the contents of \$s1 on to memory

EVA






Home Work:



Execution steps: beq \$s1, \$s2, offset


1. The instruction is fetched, and the PC is incremented
2. Two registers \$s1 and \$s2 are read from the register file
3. The ALU performs a subtract on the data values read from the register file. The value of $PC + 4$ is added to the sign extended, lower 16 bits of the instruction (offset) sifted left by two; the result is the branch target address
4. The zero result from the ALU is used to decide which address result to store into the PC



Single Cycle Advantages & Disadvantages

$$CPI = 1$$

- Uses the clock cycle inefficiently - the clock cycle must be timed to accommodate the **slowest** instruction
- May be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle but is simple and easy to understand



Multicycle datapath approach

- also called multiple clock cycle implementation
- an instruction is executed in multiple clock cycles
- Advantage : hardware sharing and ability to allow instructions to take different numbers of clock cycles
- Break up instructions into steps where each **step** takes a cycle while trying to
 - balance the amount of work to be done in each step
 - restrict each cycle to use only one major functional unit
- **Not** every instruction takes the **same** number of clock cycles

Single cycle vs multicycle




- Single cycle:
 - Two memory units - one for instruction and one for data
 - one ALU and two adders
- Multicycle:
 - A single memory unit for both instructions and data
 - only one memory access per cycle
 - only a single ALU
 - only one ALU operation per cycle
 - one or more registers are added after every major functional unit to hold the output of that unit until the value is used in a subsequent clock cycle

Temporary registers



- IR → Instruction Register
- MDR → Memory Data Register
- A,B → used to hold the register operand values read from the register file
- ALUout → holds the output of the ALU




Contd...

Important note:

1. all data that is used in subsequent clock cycles must be stored in inter stage registers
2. Data used by **subsequent** instruction is stored in programmer visible registers (i.e., register file, PC, or memory)
3. All the registers except IR do not need a write control signal
4. Expand the multiplexer units

The Five Steps

- Step 1 : IF (Instruction Fetch) ✓
- Step 2 : ID (Instruction Decode) ✓
- Step 3 : EX (Execute) ✓
- Step 4 : MEM (Memory) ✓
- Step 5 : WB (Write Back) ✓



Step1: IF (Instruction Fetch)

- Instruction Fetch and Update PC

$IR \leftarrow \text{Memory}[PC]$

$PC \leftarrow PC + 4$


Step 2: ID (Instruction Decode)

- Following operations are performed
 - read two registers corresponding to rs and rt fields

$A \leftarrow \text{Reg} [\text{IR} [\underline{25:21}]]$ *rs - R-type*
 $B \leftarrow \text{Reg} [\text{IR} [\underline{20:16}]]$ *rt - sw, lw*

- compute branch target address with ALU

$\text{ALUout} \leftarrow \text{PC} + (\text{sign-extend} (\text{IR} [\underline{15:0}]) \ll 2)$



Step 3: EX (Execute)

- Four operations are possible

1. Memory reference

LW & SW

$$\text{ALUout} \leftarrow A + \text{sign-extend}(\text{IR}[15:0])$$

2. Arithmetic and logical instruction

$$\text{ALUout} \leftarrow A \text{ op } B$$

3. Branch


if (A == B)

B EQ

$$\text{PC} \leftarrow \text{ALUout}$$

4. Jump

$$\text{PC} \leftarrow \{ \text{PC}[31:28], (\text{IR}[25:0] \ll 2) \}$$



Step 4: MEM (Memory)


- Memory access or R type instruction completion step

1. Memory Access ✓ ^{EA}
 $\text{MDR} \leftarrow \text{Memory} [\text{ALUout}]$ ^{LW}
 or ^{EA}
 $\text{Memory} [\text{ALUout}] \leftarrow \text{B}$ ^{SW}

2. R-Type Instruction Completion ✓
 $\text{Reg} [\text{IR} [15: 11]] \leftarrow \text{ALUout}$
_{rd}

Step 5: WB (Write Back)

- Memory read completion step
 - $\text{Reg}[\text{IR}[20:16]] \leftarrow \text{MDR}$



R-Type Instruction: add \$S1, \$S2, \$S3

Step 1: IFetch

IR \leftarrow Memory [PC]

PC \leftarrow PC + 4

①

Step 3: Exec

1. Memory reference

ALUout \leftarrow A + sign-extend (IR[15:0])

2. Arithmetic and logical instruction

ALUout \leftarrow A op B

3. Branch

if (A == B) PC \leftarrow ALUout

4. Jump

PC \leftarrow { PC[31:28], (IR [25:0] \ll 2) }

① } X

Step 5: WB

Memory read completion step

– Reg [IR [20 : 16]] \leftarrow MDR

Step 2: Dec

① – read two registers corresponding to rs and rt fields

A \leftarrow Reg [IR [25:21]]

B \leftarrow Reg [IR [20:16]]

①

② – compute branch target address with ALU

ALUout \leftarrow PC + (sign-extend (IR[15:0]) \ll 2)

Step 4: Mem

1. Memory Access

MDR \leftarrow Memory [ALUout]

or

Memory [ALUout] \leftarrow B

①

2. R-Type Instruction Completion

Reg [IR [15: 11]] \leftarrow ALUout

CPI = 4

lw Instruction: lw \$S1, 100(\$S2)

Step 1: IFetch

IR \leftarrow Memory [PC]

PC \leftarrow PC + 4

Step 3: Exec

1. Memory reference

ALUout \leftarrow A + sign-extend (IR[15:0])

2. Arithmetic and logical instruction

ALUout \leftarrow A op B

3. Branch

if (A == B) PC \leftarrow ALUout

4. Jump

PC \leftarrow { PC[31:28], (IR [25:0] \ll 2) }

Step 5: WB

Memory read completion step

– Reg [IR [20 : 16]] \leftarrow MDR

Step 2: Dec

* read two registers corresponding to rs and rt fields

A \leftarrow Reg [IR [25:21]]

B \leftarrow Reg [IR [20:16]]

* compute branch target address with ALU
ALUout \leftarrow PC + (sign-extend (IR[15:0]) \ll 2)

Step 4: Mem

1. Memory Access

a MDR \leftarrow Memory [ALUout]

or

b Memory [ALUout] \leftarrow B

2. R-Type Instruction Completion

Reg [IR [15: 11]] \leftarrow ALUout

C [P] = 5

sw Instruction: $\text{sw } \$S1, 100(\$S2)$

Step 1: IFetch

$\text{IR} \leftarrow \text{Memory} [\text{PC}]$

$\text{PC} \leftarrow \text{PC} + 4$

Step 3: Exec

1. Memory reference

$\text{ALUout} \leftarrow A + \text{sign-extend}(\text{IR}[15:0])$

2. Arithmetic and logical instruction

$\text{ALUout} \leftarrow A \text{ op } B$

3. Branch

if ($A == B$) $\text{PC} \leftarrow \text{ALUout}$

4. Jump

$\text{PC} \leftarrow \{ \text{PC}[31:28], (\text{IR} [25:0] \ll 2) \}$

Step 5: WB

Memory read completion step

$\text{Reg} [\text{IR} [20 : 16]] \leftarrow \text{MDR}$

Step 2: Dec

– read two registers corresponding to rs and rt fields

$A \leftarrow \text{Reg} [\text{IR} [25:21]]$

$B \leftarrow \text{Reg} [\text{IR} [20:16]]$

– compute branch target address with ALU

$\text{ALUout} \leftarrow \text{PC} + (\text{sign-extend}(\text{IR}[15:0]) \ll 2)$

Step 4: Mem

1. Memory Access

a $\text{MDR} \leftarrow \text{Memory} [\text{ALUout}]$

or

b $\text{Memory} [\text{ALUout}] \leftarrow B$

2. R-Type Instruction Completion

$\text{Reg} [\text{IR} [15: 11]] \leftarrow \text{ALUout}$

$\text{CPI} = 4$

beq Instruction: beq \$S1, \$S2, 100

Step 1: IFetch

$IR \leftarrow \text{Memory}[PC]$

$PC \leftarrow PC + 4$

Step 3: Exec

1. Memory reference

$ALUout \leftarrow A + \text{sign-extend}(IR[15:0])$

2. Arithmetic and logical instruction

$ALUout \leftarrow A \text{ op } B$

~~3. Branch~~

if ($A == B$) $PC \leftarrow ALUout$

4. Jump

$PC \leftarrow \{ PC[31:28], (IR[25:0] \ll 2) \}$

Step 5: WB

Memory read completion step

– $Reg[IR[20:16]] \leftarrow MDR$

Step 2: Dec

* – read two registers corresponding to rs and rt fields

$A \leftarrow Reg[IR[25:21]]$

$B \leftarrow Reg[IR[20:16]]$

* – compute branch target address with ALU

$ALUout \leftarrow PC + (\text{sign-extend}(IR[15:0]) \ll 2)$

Step 4: Mem

1. Memory Access

$MDR \leftarrow \text{Memory}[ALUout]$

or

$\text{Memory}[ALUout] \leftarrow B$

2. R-Type Instruction Completion


$Reg[IR[15:11]] \leftarrow ALUout$

CP1 = 3


Summary

- R-Type: Require four cycles, $CPI = 4$
IF, ID, EX, WB
- Loads Require five cycles, $CPI = 5$
IF, ID, EX, MEM, WB
- Store: Require four cycles, $CPI = 4$
IF, ID, EX, MEM
- Branch: Require three cycles, $CPI = 3$
IF, ID, EX

Complete Data Path (1/3)




Complete Data Path (2/3)



Complete Data Path (3/3)



1: PC gets updated





Actions of the 1 bit control signals

Signal name	Effect when deasserted	Effect when asserted
RegDst	The register file destination number for the Write register comes from the rt field.	The register file destination number for the Write register comes from the rd field.
RegWrite	None.	The general-purpose register selected by the Write register number is written with the value of the Write data input.
ALUSrcA	The first ALU operand is the PC.	The first ALU operand comes from the A register.
MemRead	None.	Content of memory at the location specified by the Address input is put on Memory data output.
MemWrite	None.	Memory contents at the location specified by the Address input is replaced by value on Write data input.
MemtoReg	The value fed to the register file Write data input comes from ALUOut.	The value fed to the register file Write data input comes from the MDR.
lorD	The PC is used to supply the address to the memory unit.	ALUOut is used to supply the address to the memory unit.
IRWrite	None.	The output of the memory is written into the IR.
PCWrite	None.	The PC is written; the source is controlled by PCSource.
PCWriteCond	None.	The PC is written if the Zero output from the ALU is also active.

Actions of the 2 bit control signals

Signal name	Value (binary)	Effect
ALUOp	00	The ALU performs an add operation.
	01	The ALU performs a subtract operation.
	10	The funct field of the instruction determines the ALU operation.
ALUSrcB	00	The second input to the ALU comes from the B register.
	01	The second input to the ALU is the constant 4.
	10	The second input to the ALU is the sign-extended, lower 16 bits of the IR.
	11	The second input to the ALU is the sign-extended, lower 16 bits of the IR shifted left 2 bits.
PCSource	00	Output of the ALU ($PC + 4$) is sent to the PC for writing.
	01	The contents of ALUOut (the branch target address) are sent to the PC for writing.
	10	The jump target address ($IR[25:0]$ shifted left 2 bits and concatenated with $PC + 4[31:28]$) is sent to the PC for writing.

First Step

❑ Instruction Fetch : TFetch

• $IR \leftarrow \text{Memory}[PC]$

0: PC

1: ALUout

1 – MemRead

1 – IRWrite

0 – IorD

0: First operand is in PC

1: First operand is in register A

• $PC \leftarrow PC + 4$

0 – ALUSrcA

Second operand

00: A register

01: 4

10: Sign Extd lower 16 bits of IR

11: Sign Extd lower 16 bits of IR << 2

01 – ALUSrcB

– ALUop

– PCSource

– PCWrite

❑ Instruction Fetch :

- $IR \leftarrow \text{Memory}[PC]$:

- 1 – MemRead

- 1 – IRWrite

- 0 – IorD

- $PC \leftarrow PC + 4$:

- 0 – ALUSrcA

- 01 – ALUSrcB

- 00 – ALUop

- 00 – PCSource

- 1 – PCWrite

00: Add operation

01: Subtract Operation

10: Function field of the instruction determines the ALU operation

00: $PC + 4$ output of ALU

01: branch target address ALUout

10: jump target address

Second Step

achieve

lead

Fig

0: First operand is PC
1: First operand is register

Instruction decode and register file access

- read two registers from register file

- compute branch condition

$A \leftarrow \text{Reg} [\text{IR} [20:21]]$

$B \leftarrow \text{Reg} [\text{IR} [10:16]]$

$\text{ALUout} \leftarrow \text{PC} + (\text{sign-extended } (\text{IR}[15:0]) \ll 2)$

Second operand

00: register

01: 4

10: Sign Extd lower 16 bits of IR

11: Sign Extd lower 16 bits of IR $\ll 2$

0

ALUSrcA

11

ALUSrcB

00

ALUop

00: Add

01: Subtract

10: Function field determines the ALU operation

Step 3



Execution, memory address computation, or branch completion

- Four operations are possible

1. Memory reference generation

$$\text{ALUout} \leftarrow A + \text{sign-extend} (\text{IR}[15:0])$$

2. Arithmetic and logical instruction

$$\text{ALUout} \leftarrow A \text{ op } B$$

3. Branch

$$\text{if } (A == B) \text{ PC} \leftarrow \text{ALUout}$$

4. Jump

$$\text{PC} \leftarrow \{ \text{PC}[31:28], (\text{IR} [25:0] \ll 2) \}$$

Step 3: Contd...

1. Memory reference

$ALUout \leftarrow A + \text{sign-extend}(IR[15:0])$

1

- ALUSrcA

0: First operand is PC

1: First operand is register A

10

- ALUSrcB

Second operand

00: register

01: 4

10: Sign Extd lower 16 bits of IR

11 : Sign Extd lower 16 bits of IR << 2

00

- ALUop

00: Add operation

01: Subtract Operation

10: Function field of the instruction determines the ALU operation

Step 3: Contd...



2. Arithmetic and logical instruction

$ALUout \leftarrow A \text{ op } B$

1

- ALUSrcA

0: First operand is PC

1: First operand is register

00

- ALUSrcB

00: register

01: 4

10: Sign Extd lower 16 bits of IR

11 : Sign Extd lower 16 bits of IR << 2

10

- ALUop

00: Add operation

01: Subtract Operation

10: Function field of the instruction
determines the ALU operation

Step 3: Contd...

0: First operand is PC
1: First operand is register

Fig

3. Branch

if (A == B) PC ← ALUOut

1

- ALUSrcA

00: register

01: 4

10: Sign Extd lower 16 bits of IR

11: Sign Extd lower 16 bits of IR << 2

00

- ALUSrcB

00: Add operation

01: Subtract Operation (beq)

10: Function field of the instruction determines the ALU operation

01

- ALUop

1

- PCWrite

00: PC + 4 output of ALU

01: branch target address ALUout

10: jump target address

01

- PCSource

Step 3: Contd...



4. Jump

$PC \leftarrow \{ PC[31:28], (IR[25:0] \ll 2) \}$

10

- PCSource

1

- PCWrite

00: PC + 4 output of ALU

01: branch target address ALUout

10: jump target address

Step 4

- Memory access or R type instruction completion step
 - Two operations are possible
 - Memory reference
$$\text{MDR} \leftarrow \text{Memory} [\text{ALUout}]$$
or
$$\text{Memory} [\text{ALUout}] \leftarrow \text{B}$$
 - Arithmetic and logical instruction
$$\text{Reg} [\text{IR} [15: 11]] \leftarrow \text{ALUout}$$

Step 4 Contd...

Memory reference

lw

MDR \leftarrow Memory [ALUout]

1

MemRead

1

IorD

sw

Memory [ALUout] \leftarrow B

1

MemWrite

1

IorD

Step 4 contd...



Arithmetic and logical instruction

Reg [IR [15: 11]] \leftarrow ALUout

- 1 RegDst
- 1 RegWrite
- 0 MemtoReg

Step 5


Write back or Memory read completion step

– Reg [IR [20 : 16]] ← MDR

MemtoReg  1


RegWrite  1

RegDst  0



Summary

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	$IR \leftarrow \text{Memory}[PC]$ $PC \leftarrow PC + 4$			
Instruction decode/register fetch	$A \leftarrow \text{Reg}[IR[25:21]]$ $B \leftarrow \text{Reg}[IR[20:16]]$ $ALUOut \leftarrow PC + (\text{sign-extend}(IR[15:0]) \ll 2)$			
Execution, address computation, branch/jump completion	$ALUOut \leftarrow A \text{ op } B$	$ALUOut \leftarrow A + \text{sign-extend}(IR[15:0])$	if $(A == B)$ $PC \leftarrow ALUOut$	$PC \leftarrow \{PC[31:28], (IR[25:0]), 2'b00\}$
Memory access or R-type completion	$\text{Reg}[IR[15:11]] \leftarrow ALUOut$	Load: $MDR \leftarrow \text{Memory}[ALUOut]$ or Store: $\text{Memory}[ALUOut] \leftarrow B$		
Memory read completion		Load: $\text{Reg}[IR[20:16]] \leftarrow MDR$		



The datapath with all necessary multiplexors and all control lines identified.