Intro to HW Design & & Externs for P4→NetFPGA

CS344 – **Lecture 5**

Announcements

Wednesday:

- Static router interoperability pretesting
- Group meetings with instructors (Gates 315)

• Thursday:

Design challenge project proposals

Outline

- Intro to HW design & FPGAs
- How to build your own stateful extern for P4→NetFPGA
- Design Challenge Projects

Logic Gates

AND Gate

Α	В	Υ
0	0	0
0	1	0
1	0	0
1	1	1


OR Gate


Α	В	Υ
0	0	0
0	1	1
1	0	1
1	1	1

XOR Gate

Α	В	Y
0	0	0
0	1	1
1	0	1
1	1	0







Software vs Hardware Design

Software Design

- Functionality as sequence of instructions for CPU
- Language: C, C++, Python, etc.

Hardware Design

- Functionality as digital circuit
- Language: Verilog, VHDL

A simple example:

```
if (a > b) {
    res = a;
}
else {
    res = b;
}
return res;
```

A Simple Example

Software (C)

```
if (a > b) {
          res = a;
      else {
          res = b;
      return res;
      cmp a b tmp
      begz tmp else
      store r0 a
      return
else: store r0 b
      return
```

Hardware (Verilog)

```
wire a, b;
reg res;
always @(*)
    if (a > b) begin
        res = a;
    end
    else begin
        res = b;
    end
a
b
                         res
```

Verilog

Basic data types:

- wire
 - Example: wire [15:0] B;
 - Used for combinational (stateless) logic only
- o reg
 - Example: reg [7:0] A;
 - Can be used to hold state

Example Usage:

- \circ assign B = {A[7:0], A[7:0]}; // Assignment of bits
- oreg [31:0] Mem [0:1023]; // 1K word memory

Combinational vs Sequential Logic


Combinational Logic

- Made of logic gates
- No memory elements
- Outputs settle to stable values after "short" logic delay

Sequential Logic

- Combinational circuits and memory elements
- Used to store state
- Output depends on inputs and current state

Adding State: Flip-Flop




```
reg res;
always @(posedge clk)
    if (rst)
       res <= 0;
    else
       res <= res_next;</pre>
```

Register the Output


```
wire a, b;
reg res next;
                                          reg res;
always @(*)
                                          always @ (posedge clk)
    if (a > b) begin
                                               if (rst)
        res next = a;
                                                   res <= 0;
    end
                                               else
    else begin
                                                   res <= res next; |
        res next = b;
    end
                                                  clk rst
                            res_next
                                                             res
                                                     D_out
                                             D in
       Combinational Logic
                                              Sequential Logic
```

Set Up Time Constraints




Assumes clock is perfectly synchronized at all flip-flops!


Set Up Time Constraints




Set Up Time Constraints




Finite State Machine (FSM)




FSMs Are Everywhere...



What is an FPGA?



What is an FPGA?



FPGA Design Flow

- RTL (Verilog) Design
- RTL Behavioral Simulation
- Synthesis
 - Decompose design into well defined logic blocks that are available on FPGA
- Place and Route
 - Figure out exactly which logic blocks to use and how to route between them
- Bitstream Generation
- HW Testing

P4-NetFPGA Extern Function library

- HDL modules invoked from within P4 programs
- Stateful Atoms [1]

Atom	Description
R/W	Read or write state
RAW	Read, add to, or overwrite state
PRAW	Predicated version of RAW
ifElseRAW	Two RAWs, one each for when predicate is true or false
Sub	IfElseRAW with stateful subtraction capability

Stateless Externs

Atom	Description
IP Checksum	Given an IP header, compute IP checksum
LRC	Longitudinal redundancy check, simple hash function
timestamp	Generate timestamp (granularity of 5 ns)

Add your own!

Build a new extern: reg_srw

Specifications:


- Single state variable
- Can either read or write state
- Produces result in 1 clock cycle
- Not accessible by control-plane

• P4 API:

reg_srw Next State Logic

opcodes:

- READ = 0
- WRITE = 1




```
wire valid, opcode;
wire [7:0] newVal;
reg [7:0] state_next;
always @(*)
    if (valid & opcode)
        state_next = newVal;
    else
        state_next = state;
```

reg srw Finite State Machine


opcodes:

- READ = 0
- WRITE = 1




```
wire valid, opcode;
wire [7:0] newVal;
reg [7:0] state next;
always @(*)
    if (valid & opcode)
        state next = newVal;
    else
        state next = state;
reg [7:0] state;
always @ (posedge clk)
    if (rst)
        state <= 0;
    else
        state <= state next;</pre>
```

Register the Outputs




Register the Outputs



More Advanced State Machines

```
localparam STATE 1 = 0;
localparam STATE 2 = 1;
reg state, state next;
reg [1:0] output 1;
always @(*) begin
    // defaults
    state next = state;
    output 1 = 1;
    case (state)
         STATE 1: begin
              o\overline{u}tput 1 = 1;
              state next = STATE 2;
         end
         STATE 2: begin
              \overline{\text{output 1}} = 2;
              state \overline{n}ext = STATE 1;
         end
    endcase
end
always @(posedge clk) begin
    if (rst)
         state <= STATE 1;</pre>
    else
         state <= state next;</pre>
end
```



SDNet Extern API

P4 API:

HDL Interface:

```
module my reg srw (
                                          clk,
  input
  input
                                          rst,
  input
                                          input VALID,
                                          input DATA,
  input
          [REG WIDTH+OP WIDTH:0]
                                          output VALID,
  output
          [REG WIDTH-1:0]
                                          output DATA
  output
);
wire valid, stateful valid, opcode;
wire [REG WIDTH-1:0] newVal;
assign valid = input VALID;
assign {stateful valid, newVal, opcode} = input DATA;
```


Stateful_Valid Signal

```
bit<8> result;
if (p.hdr.invoke == 1) {
    myReg_reg_srw(0, REG_WRITE, result);
} else {
    result = 32;
}
```

Two cases:

- op.hdr.invoke == 1 > stateful_valid signal will be set
- op.hdr.invoke != 1 -> stateful_valid signal will not be set
- input_VALID signal will be asserted in both cases

State Machine



SDNet Extern API

HDL Interface:

```
module @MODULE NAME@#(
  parameter REG WIDTH = @REG WIDTH@,
  parameter OP WIDTH = 1)
  input
                                         clk lookup,
  input
                                          rst,
  input
                                          tuple in @EXTERN NAME@ input VALID,
                                         tuple in @EXTERN NAME@ input DATA,
  input
         [REG WIDTH+OP WIDTH:0]
                                          tuple out @EXTERN NAME@ output VALID,
  output
                                         tuple out @EXTERN NAME@ output DATA
  output [REG WIDTH-1:0]
);
wire valid, stateful valid, opcode;
wire [REG WIDTH-1:0] newVal;
assign valid = tuple in @EXTERN NAME@ input VALID;
assign {stateful valid, newVal, opcode} = tuple in @EXTERN NAME@ input DATA;
```

Adding extern support to P4→NetFPGA

• Update file: \$SUME_SDNET/bin/extern_data.py

Commands used:

- extern name full name of extern function, determined by SDNet
- o module name name of the top level extern module, determined by SDNet
- input_width(field) width in bits of an input field, determined by P4 programmer

Putting it all together: EXTERN_reg_srw_template.v

```
module @MODULE NAME@#(
  parameter REG WIDTH = @REG WIDTH@,
  parameter OP WIDTH = 1)
  input
                                    clk lookup,
  input
                                    rst,
  input
                                    tuple in @EXTERN NAME@ input VALID,
                                    tuple in @EXTERN NAME@ input DATA,
          [REG WIDTH+OP WIDTH:0]
  input
                                    tuple out @EXTERN NAME@ output VALID,
  output
          [REG WIDTH-1:0]
                                    tuple out @EXTERN NAME@ output DATA
  output
);
// wire and reg declarations
wire valid, stateful valid, opcode;
wire [REG WIDTH-1:0] newVal;
reg [REG WIDTH-1:0] state, state next;
req valid out;
// decoding the inputs
assign valid = tuple in @EXTERN NAME@ input VALID;
assign {stateful valid, newVal, opcode}
                  = tuple in @EXTERN NAME@ input DATA;
// next state logic
always @(*)
    if (valid & stateful valid & opcode)
        state next = newVal;
    else
        state next = state;
```

```
// state update / output logic
always @ (posedge clk_lookup)
   if (rst) begin
       state <= 0;
      valid_out <= 0;
   end
   else begin
      state <= state_next;
      valid_out <= valid;
   end

// wire up the outputs
assign tuple_out_@EXTERN_NAME@_output_VALID = valid_out;
assign tuple_out_@EXTERN_NAME@_output_DATA = state;
endmodule</pre>
```

Using our new extern: srw_test.p4

```
// extern declaration
#define REG READ 0
#define REG WRITE 1
@Xilinx MaxLatency(1)
@Xilinx ControlWidth(0)
extern void myReg reg srw(in bit<8> newVal,
                          in bit opCode,
                          out bit<8> result);
// match-action pipeline
control TopPipe(...) {
    apply {
       bit<16> newVal:
       bit opcode;
        if (p.ethernet.etherType > 10) {
            newVal = p.ethernet.etherType;
            opcode = REG WRITE;
        } else {
            newVal = 0; // unused
            opcode = REG READ;
        myReg reg srw(newVal, opcode, p.ethernet.etherType);
        . . .
```


- extern-tutorial branch:
 - srw_test project

What we didn't cover


- Externs with control-plane interface
- BRAM based stateful extern
- Extern C++ implementations

AXI4 Stream Interface

Standardized interface for streaming packets between modules



AXI4-Stream Handshake



- TVALID & TREADY → data is being transferred
- TVALID & TREADY & TLAST → the final word of the pkt is being transferred

HDL Ethernet Parser

```
always @(*) begin
     // default values
     src mac w
                  = 0;
     dst mac w = 0;
     eth done w = 0;
     src port w
                  = 0;
     state next
                  = state;
     case(state)
       /* read the input source header and get the first word */
       READ MAC ADDRESSES: begin
          if(valid) begin
             src port w = tuser[SRC PORT POS+7:SRC PORT POS];
             dst mac w = tdata[47:0];
             src mac w = tdata[95:48];
             eth done w = 1;
             state next = WAIT EOP;
          end
       end // case: READ WORD 1
       WAIT EOP: begin
          if(valid && tlast)
             state next = READ_MAC_ADDRESSES;
          end
     endcase // case(state)
end // always @ (*)
```

```
always @(posedge clk) begin
   if(reset) begin
      src port <= {NUM QUEUES{1'b0}};</pre>
      dst mac <= 48'b0;
      src mac <= 48'b0;</pre>
      eth done <= 0;
      state <= READ MAC ADDRESSES;</pre>
   end
   else begin
      src port <= src port w;</pre>
      dst mac <= dst mac w;</pre>
      src mac <= src mac w;</pre>
      eth done <= eth done w;
      state <= state next;</pre>
   end
end
```

Parser Comparison

Verilog

```
always @(*) begin
     src mac w
                    = 0;
                    = 0;
     dst_mac_w
     eth done w
                    = 0;
     src port w
                    = 0;
     state_next
                    = state;
        /* read the input source header and get the first word */
        READ_MAC_ADDRESSES: begin
          if(valid) begin
             src port w = tuser[SRC PORT POS+7:SRC PORT POS];
             dst mac w
                          = tdata[47:0];
             src mac w = tdata[95:48];
             eth done w = 1;
             state next = WAIT EOP;
       end // case: READ_WORD_1
        WAIT EOP: begin
           if(valid && tlast)
             state_next = READ_MAC_ADDRESSES;
      endcase // case(state)
end // always @ (*)
   always @(posedge clk) begin
     if(reset) begin
        src port <= {NUM QUEUES{1'b0}};</pre>
        dst mac <= 48'b0;
        src mac <= 48'b0;
        eth done <= 0;
        state <= READ MAC ADDRESSES;
        src_port <= src_port_w;</pre>
        dst mac <= dst mac_w;
        src mac <= src mac w;</pre>
        eth done <= eth done w;
        state <= state next;
      end // else: !if(reset)
   end // always @ (posedge clk)
```

P4

Design Challenge Projects

- > Mini research projects
- > Final presentation and demonstration (Wed June 12th 3:30-6:30pm)
- > Last year's projects:
 - >> NetCache on NetFPGA
 - >> In-Network compression
 - >> Network accelerated sorting
 - >> P4 performance measurement system
 - >> INT & network cookies
 - Count Min Sketch for packet scheduling
- > Proposal due Thursday (4/25)
 - Project title
 - >> Problem statement and motivation
 - >> Initial thoughts for system design and final demo
- > Project suggestions: Event-Driven P4 programs

Modern Programmable Data-Planes are Limited

Two Key Limitations:


 Deriving congestion signals for AQM, congestion control, load balancing, and telemetry applications

Common Congestion Signals	Other Congestion Signals
 Queue length Queue service rate Queueing delay	 Packet loss volume Rate of change of queue size Timestamp of buffer overflow/underflow events Per-active-flow buffer occupancy Etc

2. Performing periodic tasks

- Periodic state update: Count-Min-Sketch, NumFabric, sPERC, AFD, etc.
- Periodic packet generation: HULA, BFD, etc.

Modern PISA Switch



Constraints:

- > No shared state across pipeline stages
- > Limited pipeline stages
- > Limited per-packet computation

- > Limited pipeline bandwidth
- Limited memory
- > Limited control-plane bandwidth


> Only supports 3 event types

Data-Plane Events

Packet & Metadata Events

Metadata Events

Event Type	Description
Ingress Packet	Packet arrival
Egress Packet	Packet departure
Recirculated packet	Packet sent back to ingress
Buffer Enqueue	Packet enqueued in buffer
Buffer Dequeue	Packet dequeued from buffer
Buffer Overflow / Packet Drop	Packet dropped at buffer
Buffer Underflow	Buffer becomes empty
Timer Event	Configurable timer expires
Control-plane triggered	Control-plane triggers processing logic in data-plane
Link Status Change	Link goes down / comes up




```
struct std_timer_t {
    bool trigger;
    bit<32> period;
}
```

```
struct std_enq_t {
    bool trigger;
}
struct enq_meta_t {
    bit<8> flowID;
    bit<32> pkt_len;
```

```
struct std_deq_t {
    bool trigger;
}
struct deq_meta_t {
    bit<8> flowID;
    bit<32> pkt_len;
}
```

SUME Event Switch Architecture



SUME Event Switch Metadata

```
struct sume metadata t {
    // request a packet to be generated
    bit<1> gen packet;
    // which events have fired
    bit<1> link_trigger;
    bit<1> timer_trigger;
    bit<1> drop trigger;
    bit<1> deq_trigger;
    bit<1> enq trigger;
    bit<1> pkt trigger;
    // Current link status (one-hot)
    bit<4> link status;
    // last timer event (20ns resolution)
    bit<48> timer now;
    // timer event period (20ns resolution)
    bit<32> timer period;
```

```
// ports and metadata for events
bit<8> drop port;
bit<8> deq port;
bit<8> enq port;
bit<32> drop data;
bit<32> deq data;
bit<32> eng data;
// standard metadata fields
bit<8> dst port;
bit<8> src port;
bit<16> pkt len;
```

Project Area Suggestions

- > Microburst Detection
- > Fast Reroute
- > Load Balancing
- > Network Monitoring
- > Active Queue Management

Extra Slides

