Computer system III Lab 2 Report

3200105787 张云策

一. 实验目的

- 理解cache在CPU中的作用。
- 了解cache与流水线和内存的交互机制。
- 理解存储层次 (Memory Hierarchy)。

二. 实验模块

- Cache:
 - o D-cache:

```
1 \rimescale 1ns / 1ps
  3 // Company:
  // Engineer:
4
  // Create Date: 2022/03/29 11:57:25
   // Design Name:
   // Module Name: Cache
9
  // Project Name:
10 // Target Devices:
  // Tool Versions:
11
   // Description:
12
13 //
  // Dependencies:
14
15
   //
  // Revision:
16
   // Revision 0.01 - File Created
18 // Additional Comments:
19
20
   22
23
   module DCache(
24
      input clk,
25
      input rst,
      input [6:0] debug_cache_index,
26
27
      output reg [31:0] debug_cache_out0,
28
      output reg [31:0] debug_cache_out1,
29
      output reg [31:0] debug_cache_out2,
30
      input [31:0] cache_req_addr,
      input [31:0] cache_req_data,
31
32
      input cache_req_wen,
33
      input cache_req_valid,
      output reg [31:0] cache_resp_data,
34
35
      output reg cache_resp_stall,
36
      output reg [31:0] mem_req_addr,
37
      output reg [31:0] mem_req_data,
```

```
38
         output reg mem_req_wen,
39
         output reg mem_req_valid,
         input [31:0] mem_resp_data,
40
41
         input mem_resp_valid
42
43
         reg [31:0] cache_data[0:127];
44
         reg [22:0] cache_tag[0:127];
45
         reg [6:0] cache_index[0:127];
46
         reg [1:0] cache_offset[0:127];
47
         reg cache_V[0:127];
         reg cache_D[0:127];
48
49
         reg hit,miss,read,write;
50
         integer i;
51
52
         always@(*)begin
53
              debug_cache_out0<=cache_data[debug_cache_index];</pre>
54
              debug_cache_out1<=
    {cache_tag[debug_cache_index],cache_index[debug_cache_index]
    ],cache_V[debug_cache_index],cache_D[debug_cache_index]};
55
         always@(negedge clk or posedge rst)begin
56
57
             if(rst==1)begin
58
                  cache_resp_data<=0;</pre>
59
                  cache_resp_stall<=0;
60
                  mem_req_addr<=0;</pre>
61
                  mem_req_data<=0;</pre>
62
                  mem_req_wen<=0;</pre>
                  mem_req_valid<=1'b0;</pre>
63
64
                  miss<=0:
65
                  hit<=0;
66
                  read <= 0;
67
                  write<=0;</pre>
                 for (i = 0; i < 128; i = i + 1) begin
68
                  cache_data[i]<= 0;</pre>
69
70
                  cache_tag[i] <= 0;
71
                  cache_index[i]<=i;</pre>
72
                  cache_V[i]<=0;
73
                  cache_D[i]<=0;
74
                  cache_offset[i]<=0;</pre>
75
                 end
76
              else if(cache_req_valid==1'b1)begin
78
                  if(cache_req_wen==0)begin
79
                       read<=1;
80
                      write<=0;</pre>
                      if(cache_req_addr==
81
     {cache_tag[cache_req_addr[8:2]],cache_req_addr[8:2],cache_o
    ffset[cache_req_addr[8:2]]}&&cache_v[cache_req_addr[8:2]]==
    1'b1)begin//hit
82
                           hit<=1:
83
                           miss <= 0;
84
      cache_resp_data<=cache_data[cache_req_addr[8:2]];</pre>
85
                           cache_resp_stall<=0;</pre>
86
                           mem_req_wen<=0;</pre>
87
                           mem_req_valid<=1'b0;</pre>
88
                      end
89
                      else begin
```

```
90
                            miss <= 1;
 91
                            hit <= 0;
 92
       if(cache_D[cache_req_addr[8:2]]==1'b1)begin
 93
                                 if(mem_resp_valid==1'b1) begin
 94
                                      cache_resp_stall<=1;</pre>
 95
                                      mem_req_wen<=0;</pre>
 96
                                      mem_req_valid<=1'b1;</pre>
                                      mem_req_addr<=cache_req_addr;</pre>
 97
 98
                                      cache_D[cache_req_addr[8:2]]
      <=1'b0;
 99
                                 end
100
                                 else begin
101
                                      cache_resp_stall<=1;</pre>
102
                                      mem_req_addr<=
      {cache_tag[cache_req_addr[8:2]],cache_req_addr[8:2],cache_o
      ffset[cache_req_addr[8:2]]};
103
       mem_req_data<=cache_data[cache_req_addr[8:2]];</pre>
104
                                      mem_req_wen<=1'b1;</pre>
                                      mem_req_valid<=1'b1;</pre>
105
106
                                 end
107
                            end
108
                            else begin
109
                                 if(mem_resp_valid==1'b1) begin
110
                                      cache_resp_data<=mem_resp_data;</pre>
111
                                      cache_resp_stall<=1'b0;</pre>
112
                                      mem_req_wen<=1'b0;</pre>
113
                                      mem_req_valid<=1'b0;</pre>
114
                                      cache_data[cache_req_addr[8:2]]
      <=mem_resp_data;
115
                                      cache_tag[cache_req_addr[8:2]]
      <=cache_req_addr[31:9];</pre>
116
       cache_offset[cache_req_addr[8:2]]<=cache_req_addr[1:0];</pre>
117
                                      cache_v[cache_req_addr[8:2]]
      <=1'b1;
118
                                 end
119
                                 else begin
120
                                      cache_resp_stall<=1;</pre>
121
                                      mem_req_addr<=cache_req_addr;</pre>
122
                                      mem_req_wen<=1'b0;</pre>
123
                                      mem_req_valid<=1'b1;</pre>
124
                                 end
125
                            end
126
                        end
127
                   end
128
                   else begin
129
                        read<=0;
130
                        write<=1;
131
                        if((cache_req_addr==
      {cache_tag[cache_req_addr[8:2]],cache_req_addr[8:2],cache_o
      ffset[cache_req_addr[8:2]]}&&cache_v[cache_req_addr[8:2]]==
      1'b1) | | cache_D[cache_req_addr[8:2]]==1'b0) begin//hit
132
                            hit<=1;
                            miss <= 0;
133
134
                            cache_resp_stall<=1'b0;
135
                            mem_req_wen<=1'b0;</pre>
```

```
136
                             mem_req_valid<=1'b0;</pre>
137
                             cache_data[cache_req_addr[8:2]]
      <=cache_req_data;
138
                             cache_tag[cache_req_addr[8:2]]
      <=cache_req_addr[31:9];</pre>
139
                             cache_offset[cache_req_addr[8:2]]
      <=cache_req_addr[1:0];</pre>
140
                             cache_v[cache_req_addr[8:2]]<=1'b1;</pre>
141
                             cache_D[cache_req_addr[8:2]]<=1'b1;</pre>
142
                        end
                        else begin
143
144
                             miss <= 1;
145
                             hit <= 0;
                             if(mem_resp_valid==1'b1) begin
146
147
                                 cache_resp_stall<=1'b0;</pre>
148
                                 mem_req_wen<=1'b0;</pre>
149
                                 mem_req_valid<=1'b0;</pre>
150
                                 cache_data[cache_req_addr[8:2]]
      <=cache_req_data;
151
                                 cache_tag[cache_req_addr[8:2]]
      <=cache_req_addr[31:9];</pre>
152
                                 cache_offset[cache_req_addr[8:2]]
      <=cache_req_addr[1:0];</pre>
153
                                 cache_v[cache_req_addr[8:2]]<=1'b1;</pre>
154
                                 cache_D[cache_req_addr[8:2]]<=1'b1;</pre>
155
                             end
156
                             else begin
157
                                 cache_resp_stall<=1;</pre>
158
                                 mem_req_addr<=
      {cache_tag[cache_req_addr[8:2]],cache_req_addr[8:2],cache_o
      ffset[cache_req_addr[8:2]]};
159
       mem_req_data<=cache_data[cache_req_addr[8:2]];</pre>
160
                                 mem_req_wen<=1'b1;</pre>
161
                                 mem_req_valid<=1'b1;</pre>
162
                             end
163
                        end
164
                    end
165
               end
166
          end
      endmodule
167
```

o I-cache:

```
1
   `timescale 1ns / 1ps
2
   // Company:
4
  // Engineer:
5
   // Create Date: 2022/03/29 12:27:42
6
7
   // Design Name:
   // Module Name: Cache
9
  // Project Name:
   // Target Devices:
10
   // Tool Versions:
11
12
   // Description:
```

```
13 //
14
    // Dependencies:
15
16
   // Revision:
    // Revision 0.01 - File Created
18
   // Additional Comments:
19
20
    21
22
23
    module ICache(
24
        input [31:0] cache_req_addr,
25
        output reg [31:0] cache_resp_data,
26
        output reg [31:0] mem_req_addr,
        input [31:0] mem_resp_data
27
28
        );
29
        reg [31:0] cache_data[0:127];
30
        reg [22:0] cache_tag[0:127];
31
        reg [6:0] cache_index[0:127];
32
        reg [1:0] cache_offset[0:127];
33
        reg cache_v[0:127];
        reg cache_D[0:127];
34
35
        integer i;
36
        initial begin
37
            cache_resp_data<=0;</pre>
            for (i = 0; i < 128; i = i + 1) begin
38
39
                 cache_data[i] <= 0;</pre>
40
                 cache_tag[i] <= 0;</pre>
41
                 cache_index[i]<=i;
42
                 cache_V[i] <= 0;
43
                 cache_D[i]<=0;
44
                 cache_offset[i]<=0;</pre>
45
            end
46
        end
47
        always@(*)begin
48
            if(cache_req_addr==
    {cache_tag[cache_req_addr[8:2]],cache_req_addr[8:2],cache_of
    fset[cache_req_addr[8:2]]}&&cache_v[cache_req_addr[8:2]]==1'
    b1)begin//hit
49
     cache_resp_data<=cache_data[cache_req_addr[8:2]];</pre>
50
            end
51
            else begin//miss
52
                cache_resp_data<=mem_resp_data;</pre>
53
                cache_data[cache_req_addr[8:2]]<=mem_resp_data;</pre>
54
                cache_tag[cache_req_addr[8:2]]
    <=cache_req_addr[31:9];</pre>
55
                cache_offset[cache_req_addr[8:2]]
    <=cache_req_addr[1:0];</pre>
56
                cache_V[cache_req_addr[8:2]]<=1'b1;</pre>
57
                cache_D[cache_req_addr[8:2]]<=1'b0;</pre>
58
            end
59
        end
60
    endmodule
```

```
1
    module CMU(
 2
        input [6:0] op_code,
 3
        output reg cache_req_wen,
 4
        output reg cache_req_valid
 5
        );
 6
        always @(*) begin
 7
              case(op_code)
 8
                  7'b0100011:begin cache_req_wen <= 1'b1;cache_req_valid
    <=1'b1; end //SW
 9
                  7'b0000011:begin cache_req_wen <= 1'b0;cache_req_valid
    <=1'b1; end //LW
                  default:begin cache_req_valid<=1'b0; cache_req_wen <=</pre>
10
    1'b0;end
11
              endcase
12
          end
13 endmodule
```

• 仿真:

```
→ □ Design Sources (5)
   Verilog Header (1)

▼ 

▼ 

▼ 


Top (Top.sv) (2)

∨ we chip_inst: Core (Core.v) (6)
         control : Control (Control.v)
             > @ datapath : Datapath (Datapath.v) (14)
         > 🗗 rom_unit: Rom (Rom.xci)
           I_Cache : ICache (ICahce.v)
           cmu : CMU (CMU.v)
           O D_Cache : DCache (Cache.v)
         mem: LatencyMemory (LatencyMemory.v) (1)
             > 🍄 Memory: blk_mem (blk_mem.xci)
      io_manager_inst: IO_Manager (IO_Manager.sv) (16)
   > we uut : Core (Core.v) (6)


✓ We Inst_Mem (Inst_Mem.v) (1)

      > 🗗 rom_unit : Rom (Rom.xci)
```

Coefficient Files (1)



• 上板:



三. 实验思考题

• 由题意得:Block Memory为 2^{13} = 8192KB,所以地址位占13;而Cache中存在 2^9 =512个block,所以index寻址位占9位;标定tag占4位;而valid bit和dirty bit各占一位,故得出:

• D-cache:

```
1 | Begin:
   # Reg[1-5]: Used to record data
2
3
  0x00 addi x1, x0, 123
                                   # x1 = 123 Data
4 0x04 addi x2,
                   x1,
                          111
                                   \# x2 = 234 Data
5 0x08 addi x3, x2,
                         111
                                   # x3 = 345 Data
6
  0x0c addi x4,
                   x3,
                          111
                                   # x4 = 456 Data
   0x10 addi x5, x4,
7
                         111
                                   # x5 = 567 Data
8
   # Reg[6-10]: Used to store test address
9 0x14 addi x6, x0, 0x0
10 0x18 addi x7, x0,
                          0x4
11 0x1c addi x8,
                   x0,
                         0x94
12 0x20 addi x9,
                   x0,
                         0x98
  0x24 addi x10, x0,
                         0x404
13
   # Reg[20]: Used to record score
14
                                  # x20 = 0 以上均与D-
15 0x28
         addi x20, x0, 0
   cache功能无关
16 Test_Hit:
```

```
17 0x2c sw x1, 0(x6) # hit 写
18
  0x30 sw
            x2,
                   0(x7)
                                # hit 写
             x11,
19
  0(x6)
                                # hit
                                # hit 写
20 0x38 sw
            x3,
                  0(x8)
21 0x3c
        SW
             x4,
                  0(x9)
                                # hit 写
22
  0x40 lw
            x13, 0(x8)
                                # hit
23
  x12,
                  0(x7)
                                # hit
            x14, 0(x9)
  # hit
24
25 0x4c sub x11, x11, x13
                              # 无关
26 0x50 sub
           x12, x12, x14
                               # 无关
  0x54 bne
            x11, x12, Test_Replacement # 无关
27
28 0x58 addi x20,
                  x20, 1
                                # 无关
29 Test_Replacement:
       sw x5,
30 0x5c
                  0(x10)
                                # miss, 写缺失, 由dirty-
   bit处理
31 0x60 1w
            x11, 0(x7)
                                # miss, 读缺失
                 0(x10)
32 0x64 lw x12,
                                # miss, 读缺失
33 0x68 addi x11, x11, 333
                                # 无关
34 0x6c bne x11, x12, Test_Dirty_Block # 无关
35 0x70 addi x20, x20, 1
                                # 无关
36 Test_Dirty_Block:
  0x74 lw x11, 0(x6)
37
            x12, 0(x10)
x11
                                # miss, 读缺失
38
  0x78 lw
                                # miss, 读缺失
39 0x7c addi x11, x11, 444
40 0x80 bne x11, x12, End
                               # 无关
                                #无关
41
  0x84 addi x20, x20, 1
                                # 无关
42
   End:
   #-----Useless Loop------
43
44 0x88 addi x21, x0, 3
  0x8c bne x21,
                  x20, End
45
46
   #-----Useless Loop-----
```