INVERSE SUB BYTES SYNTHESIS REPORT

```
#-----
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 25 17:12:46 2024
# Process ID: 79168
# Current directory:
/home/btech/cs1230322/project 5/project 5.runs/synth 1
# Command line: vivado -log inv_subbytes_8bit.vds -product Vivado -mode
batch -messageDb vivado.pb -notrace -source inv subbytes 8bit.tcl
# Log file:
/home/btech/cs1230322/project 5/project 5.runs/synth 1/inv subbytes 8bi
t.vds
# Journal file:
/home/btech/cs1230322/project 5/project 5.runs/synth 1/vivado.jou
# Running On: dhd, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical
cores: 12, Host memory: 33324 MB
#-----
source inv subbytes 8bit.tcl -notrace
Command: read checkpoint -auto incremental -incremental
/home/btech/cs1230322/project 5/project 5.srcs/utils 1/imports/synth 1/
aes xor 8bit.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from
/home/btech/cs1230322/project 5/project 5.srcs/utils 1/imports/synth 1/
aes xor 8bit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top inv_subbytes_8bit -part xc7a35tcpg236-1
Starting synth design
Attempting to get a license for feature 'Synthesis' and/or device
'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device
'xc7a35t'
INFO: [Vivado Tcl 4-1810] synth design options have changed between
reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth design using a
maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children
vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 79198
Starting RTL Elaboration: Time (s): cpu = 00:00:02; elapsed =
00:00:04 . Memory (MB): peak = 2608.051; gain = 0.000; free physical
= 22485 ; free virtual = 41236
______
INFO: [Synth 8-638] synthesizing module 'inv subbytes 8bit'
[/home/btech/cs1230322/project 5/project 5.srcs/sources 1/new/invsub.vh
INFO: [Synth 8-3491] module 'bram access' declared at
```

```
'/home/btech/cs1230322/Downloads/bram.vhd:6' bound to instance
'sbox_rom' of component 'bram_access'
[/home/btech/cs1230322/project 5/project 5.srcs/sources 1/new/invsub.vh
INFO: [Synth 8-638] synthesizing module 'bram access'
[/home/btech/cs1230322/Downloads/bram.vhd:17]
INFO: [Synth 8-3491] module 'blk mem gen 0' declared at
'/home/btech/cs1230322/project 5/project 5.gen/sources 1/ip/blk mem gen
_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'bram inst' of
component 'blk_mem_gen_0' [/home/btech/cs1230322/Downloads/bram.vhd:34]
INFO: [Synth 8-638] synthesizing module 'blk mem gen 0'
[/home/btech/cs1230322/project 5/project 5.gen/sources 1/ip/blk mem gen
0/synth/blk mem gen 0.vhd:68]
   Parameter C FAMILY bound to: artix7 - type: string
    Parameter C XDEVICEFAMILY bound to: artix7 - type: string
   Parameter C_ELABORATION_DIR bound to: ./ - type: string
   Parameter C INTERFACE TYPE bound to: 0 - type: integer
   Parameter C AXI TYPE bound to: 1 - type: integer
   Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer
   Parameter C USE BRAM BLOCK bound to: 0 - type: integer
   Parameter C ENABLE 32BIT ADDRESS bound to: 0 - type: integer
   Parameter C CTRL ECC ALGO bound to: NONE - type: string
   Parameter C HAS AXI ID bound to: 0 - type: integer
   Parameter C AXI ID WIDTH bound to: 4 - type: integer
   Parameter C MEM TYPE bound to: 3 - type: integer
   Parameter C BYTE SIZE bound to: 9 - type: integer
   Parameter C_ALGORITHM bound to: 1 - type: integer
   Parameter C PRIM TYPE bound to: 1 - type: integer
    Parameter C LOAD INIT FILE bound to: 1 - type: integer
   Parameter C INIT FILE NAME bound to: blk mem gen 0.mif - type: stri
   Parameter C INIT FILE bound to: blk mem gen 0.mem - type: string
   Parameter C USE DEFAULT DATA bound to: 1 - type: integer
    Parameter C DEFAULT DATA bound to: 0 - type: string
   Parameter C HAS RSTA bound to: 0 - type: integer
    Parameter C_RST_PRIORITY_A bound to: CE - type: string
    Parameter C_RSTRAM_A bound to: 0 - type: integer
    Parameter C_INITA_VAL bound to: 0 - type: string
    Parameter C HAS ENA bound to: 1 - type: integer
   Parameter C HAS REGCEA bound to: 0 - type: integer
   Parameter C USE BYTE WEA bound to: 0 - type: integer
   Parameter C WEA WIDTH bound to: 1 - type: integer
   Parameter C WRITE MODE A bound to: WRITE_FIRST - type: string
   Parameter C_WRITE_WIDTH_A bound to: 8 - Type: integer
   Parameter C READ WIDTH A bound to: 8 - type: integer
   Parameter C WRITE DEPTH A bound to: 256 - type: integer
   Parameter C READ DEPTH A bound to: 256 - type: integer
   Parameter C ADDRA WIDTH bound to: 8 - type: integer
   Parameter C HAS RSTB bound to: 0 - type: integer
   Parameter C RST PRIORITY B bound to: CE - type: string
    Parameter C RSTRAM B bound to: 0 - type: integer
   Parameter C INITB VAL bound to: 0 - type: string
   Parameter C HAS ENB bound to: 0 - type: integer
    Parameter C HAS REGCEB bound to: 0 - type: integer
    Parameter C USE BYTE WEB bound to: 0 - type: integer
    Parameter C WEB WIDTH bound to: 1 - type: integer
    Parameter C WRITE MODE B bound to: WRITE FIRST - type: string
    Parameter C WRITE WIDTH B bound to: 8 - type: integer
```

```
Parameter C READ WIDTH B bound to: 8 - type: integer
    Parameter C WRITE DEPTH B bound to: 256 - type: integer
    Parameter C_READ_DEPTH B bound to: 256 - type: integer
    Parameter C ADDRB WIDTH bound to: 8 - type: integer
    Parameter C HAS MEM OUTPUT REGS A bound to: 1 - type: integer
    Parameter C HAS MEM OUTPUT REGS B bound to: 0 - type: integer
    Parameter C HAS MUX OUTPUT REGS A bound to: 0 - type: integer
    Parameter C HAS MUX OUTPUT REGS B bound to: 0 - type: integer
    Parameter C MUX PIPELINE STAGES bound to: 0 - type: integer
    Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer
    Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer
    Parameter C USE SOFTECC bound to: 0 - type: integer
    Parameter C USE ECC bound to: 0 - type: integer
    Parameter C EN ECC PIPE bound to: 0 - type: integer
    Parameter C READ LATENCY A bound to: 1 - type: integer
    Parameter C READ LATENCY B bound to: 1 - type: integer
    Parameter C HAS INJECTERR bound to: 0 - type: integer
    Parameter C SIM COLLISION CHECK bound to: ALL - type: string
    Parameter C COMMON CLK bound to: 0 - type: integer
    Parameter C DISABLE WARN BHV COLL bound to: 0 - type: integer
    Parameter C EN SLEEP PIN bound to: 0 - type: integer
    Parameter C USE URAM bound to: 0 - type: integer
    Parameter C EN RDADDRA CHG bound to: 0 - type: integer
    Parameter C EN RDADDRB CHG bound to: 0 - type: integer
    Parameter C EN DEEPSLEEP PIN bound to: 0 - type: integer
    Parameter C EN SHUTDOWN PIN bound to: 0 - type: integer
    Parameter C_EN_SAFETY CKT bound to: 0 - type: integer
    Parameter C DISABLE WARN BHV RANGE bound to: 0 - type: integer
    Parameter C COUNT 36K BRAM bound to: 0 - type: string
    Parameter C COUNT 18K BRAM bound to: 1 - type: string
    Parameter C EST POWER SUMMARY bound to: Estimated Power for
             2.3768 mW - type: string
INFO: [Synth 8-3491] module 'blk mem gen v8 4 5' declared at
'/home/btech/cs1230322/project_5/project_5.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'UO' of
component 'blk_mem_gen_v8_4_5'
[/home/btech/cs1230322/project_5/project_5.gen/sources_1/ip/blk_mem_gen
0/synth/blk mem gen 0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk mem gen 0' (0#1)
[/home/btech/cs1230322/project 5/project 5.gen/sources 1/ip/blk mem gen
0/synth/blk mem gen 0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'bram access' (0#1)
[/home/btech/cs1230322/Downloads/bram.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'inv subbytes 8bit' (0#1)
[/home/btech/cs1230322/project 5/project 5.srcs/sources 1/new/invsub.vh
d:37]
WARNING: [Synth 8-7129] Port CLKB in module blk mem output block is
either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB I[7] in module blk mem output block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB I[6] in module blk mem output block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB I[5] in module blk mem output block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB I[4] in module blk_mem_output_block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB I[3] in module blk mem output block
is either unconnected or has no load
```

```
WARNING: [Synth 8-7129] Port DOUTB I[2] in module blk mem output block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB I[1] in module blk mem output block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB I[0] in module blk mem output block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR I in module blk mem output block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR I in module blk mem output block
is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC I[7] in module
blk mem output block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC I[6] in module
blk mem output block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC I[5] in module
blk mem output block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC I[4] in module
blk mem output block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC I[3] in module
blk mem output block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC I[2] in module
blk mem output block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC I[1] in module
blk mem output block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC I[0] in module
blk mem output block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[35] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[34] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[33] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[32] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[31] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[30] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[29] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[28] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[27] in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[26] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[25] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[24] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[23] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[22] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[21] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[20] in module
blk mem gen prim wrapper init is either unconnected or has no load
```

```
WARNING: [Synth 8-7129] Port DOUTB[19] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[18] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[17] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[16] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[15] in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[14] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[13] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[12] in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[11] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[10] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[9] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module
blk mem gen prim wrapper init is either unconnected or has no load
```

```
WARNING: [Synth 8-7129] Port ADDRB[7] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[35] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[34] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[33] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[32] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[31] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[30] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[29] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[28] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[27] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[26] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[25] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[24] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[23] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[22] in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[21] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[20] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[19] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[18] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[17] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[16] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[15] in module
blk mem gen prim wrapper init is either unconnected or has no load
```

```
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[13] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[12] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[11] in module
blk mem gen prim wrapper init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[10] in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[9] in module
blk_mem_gen_prim_wrapper_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module
blk mem gen prim wrapper init is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and
further instances of the messages will be disabled. Use the Tcl command
set msg config to change the current settings.
_____
Finished RTL Elaboration: Time (s): cpu = 00:00:07; elapsed =
00:00:09 . Memory (MB): peak = 2608.051; gain = 0.000; free physical
= 22538 ; free virtual = 41290
Start Handling Custom Attributes
______
Finished Handling Custom Attributes: Time (s): cpu = 00:00:07;
elapsed = 00:00:09 . Memory (MB): peak = 2608.051 ; gain = 0.000 ; free
physical = 22538 ; free virtual = 41290
______
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed
= 00:00:09 . Memory (MB): peak = 2608.051; gain = 0.000; free
physical = 22538 ; free virtual = 41290
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00
. Memory (MB): peak = 2608.051; gain = 0.000; free physical = 22529;
free virtual = 41281
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Processing XDC Constraints
Initializing timing engine
Parsing XDC File
[/home/btech/cs1230322/project 5/project 5.runs/synth 1/dont touch.xdc]
Finished Parsing XDC File
[/home/btech/cs1230322/project 5/project 5.runs/synth 1/dont touch.xdc]
Completed Processing XDC Constraints
```

WARNING: [Synth 8-7129] Port DINB[14] in module

```
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00
. Memory (MB): peak = 2672.082; gain = 0.000; free physical = 22478;
free virtual = 41230
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01; elapsed =
00:00:00 . Memory (MB): peak = 2672.082; gain = 0.000; free physical
= 22478 ; free virtual = 41230
Finished Constraint Validation: Time (s): cpu = 00:00:10; elapsed =
00:00:14 . Memory (MB): peak = 2672.082 ; gain = 64.031 ; free physical
= 22543 ; free virtual = 41296
Start Loading Part and Timing Information
Loading part: xc7a35tcpg236-1
                         Finished Loading Part and Timing Information: Time (s): cpu = 00:00:10
; elapsed = 00:00:14 . Memory (MB): peak = 2672.082 ; gain = 64.031 ;
free physical = 22543 ; free virtual = 41296
______
Start Applying 'set property' XDC Constraints
Applied set_property KEEP_HIERARCHY = SOFT for sbox rom/bram inst.
(constraint file auto generated constraint).
Finished applying 'set property' XDC Constraints : Time (s): cpu =
00:00:10; elapsed = 00:00:14. Memory (MB): peak = 2672.082; gain =
64.031 ; free physical = 22544 ; free virtual = 41296
Start Preparing Guide Design
______
Finished Doing Graph Differ: Time (s): cpu = 00:00:10; elapsed =
00:00:15 . Memory (MB): peak = 2672.082 ; gain = 64.031 ; free physical
= 22538 ; free virtual = 41291
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed =
```

```
00:00:15 . Memory (MB): peak = 2672.082 ; gain = 64.031 ; free physical
= 22538 ; free virtual = 41291
Finished RTL Optimization Phase 2: Time (s): cpu = 00:00:10; elapsed
= 00:00:15 . Memory (MB): peak = 2672.082; gain = 64.031; free
physical = 22541 ; free virtual = 41294
_____
Incremental Synthesis Report Summary:
1. Incremental synthesis run: no
  Reason for not running incremental synthesis : synth design options
have changed between reference and incremental
INFO: [Synth 8-7130] Flow is switching to default flow due to
incremental criteria not met. If you would like to alter this behaviour
and have the flow terminate instead, please set the following parameter
config implementation {autoIncr.Synth.RejectBehavior Terminate}
Start RTL Component Statistics
______
Detailed RTL Component Info :
______
Finished RTL Component Statistics
______
Start Part Resource Summary
_____
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
Finished Part Resource Summary
Start Cross Boundary and Area Optimization
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
```

Finished Cross Boundary and Area Optimization: Time (s): cpu =

00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2672.082 ; gain = 64.031 ; free physical = 22535 ; free virtual = 41296
Start Applying XDC Timing Constraints
Finished Applying XDC Timing Constraints: Time (s): cpu = 00:00:13; elapsed = 00:00:18. Memory (MB): peak = 2672.082; gain = 64.031; free physical = 22422; free virtual = 41183
Start Timing Optimization
Finished Timing Optimization : Time (s): $cpu = 00:00:13$; $elapsed = 00:00:18$. Memory (MB): $peak = 2672.082$; $gain = 64.031$; free physical = 22422 ; free virtual = 41183
Start Technology Mapping
Finished Technology Mapping: Time (s): cpu = 00:00:13; elapsed = 00:00:19. Memory (MB): peak = 2672.082; gain = 64.031; free physical = 22418; free virtual = 41179
Start IO Insertion
Start Flattening Before IO Insertion
Finished Flattening Before IO Insertion
Start Final Netlist Cleanup

```
Finished Final Netlist Cleanup
_____
Finished IO Insertion: Time (s): cpu = 00:00:14; elapsed = 00:00:20.
Memory (MB): peak = 2672.082; gain = 64.031; free physical = 22419;
free virtual = 41179
Start Renaming Generated Instances
______
Finished Renaming Generated Instances: Time (s): cpu = 00:00:14;
elapsed = 00:00:20 . Memory (MB): peak = 2672.082; gain = 64.031;
free physical = 22419 ; free virtual = 41179
Start Rebuilding User Hierarchy
______
Finished Rebuilding User Hierarchy: Time (s): cpu = 00:00:14; elapsed
= 00:00:20 . Memory (MB): peak = 2672.082; gain = 64.031; free
physical = 22419 ; free virtual = 41179
______
Start Renaming Generated Ports
Finished Renaming Generated Ports: Time (s): cpu = 00:00:14; elapsed
= 00:00:20 . Memory (MB): peak = 2672.082; gain = 64.031; free
physical = 22419 ; free virtual = 41179
______
Start Handling Custom Attributes
Finished Handling Custom Attributes: Time (s): cpu = 00:00:14;
```

```
elapsed = 00:00:20 . Memory (MB): peak = 2672.082; gain = 64.031;
free physical = 22419 ; free virtual = 41179
Start Renaming Generated Nets
Finished Renaming Generated Nets: Time (s): cpu = 00:00:14; elapsed =
00:00:20 . Memory (MB): peak = 2672.082; gain = 64.031; free physical
= 22419 ; free virtual = 41179
Start Writing Synthesis Report
Report BlackBoxes:
+-+----+
| |BlackBox name |Instances |
+-+----+
+-+---+
Report Cell Usage:
+----+
     |Cell |Count |
+----+
     |BUFG |
| 1
                    1 |
|2
     |RAMB18E1 |
     |IBUF |
|OBUF |
                    9 |
13
+----+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed
= 00:00:20 . Memory (MB): peak = 2672.082; gain = 64.031; free
physical = 22419 ; free virtual = 41179
Synthesis finished with 0 errors, 0 critical warnings and 157 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13; elapsed =
00:00:19 . Memory (MB): peak = 2672.082 ; gain = 0.000 ; free physical
= 22468 ; free virtual = 41229
Synthesis Optimization Complete: Time (s): cpu = 00:00:14; elapsed =
00:00:20 . Memory (MB): peak = 2672.082 ; gain = 64.031 ; free physical
= 22468 ; free virtual = 41229
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed =
00:00:00.01 . Memory (MB): peak = 2672.082; gain = 0.000; free
physical = 22465 ; free virtual = 41226
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
```

```
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00
. Memory (MB): peak = 2672.082; gain = 0.000; free physical = 22499;
free virtual = 41260
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
Synth Design complete, checksum: b4c0e4be
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth design completed successfully
synth design: Time (s): cpu = 00:00:19; elapsed = 00:00:23. Memory
(MB): peak = 2672.082; gain = 64.031; free physical = 22701; free
virtual = 41462
INFO: [Common 17-1381] The checkpoint
'/home/btech/cs1230322/project_5/project_5.runs/synth_1/inv_subbytes_8b
it.dcp' has been generated.
INFO: [runtcl-4] Executing : report utilization -file
inv subbytes 8bit utilization synth.rpt -pb
inv subbytes 8bit utilization synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 17:13:13 2024...
```

INVERSE SUB BYTES UTILISATION REPORT

```
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18
15:47:01 MDT 2022

Date : Fri Oct 25 17:13:13 2024

Host : dhd running 64-bit Ubuntu 20.04.3 LTS

Command : report_utilization -file
inv_subbytes_8bit_utilization_synth.rpt -pb
inv_subbytes_8bit_utilization_synth.pb

Design : inv_subbytes_8bit

Device : xc7a35tcpg236-1

Speed File : -1

Design State : Synthesized
```

Utilization Design Information

```
Table of Contents
```

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature

- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists

1. Slice Logic

+	-+-		+-		+-		+	+
+ Site Type Util%		Used		Fixed		Prohibited		Available
+	-+-		+-		+-		+	
+			'					'
		0		0		0		20800
0.00 LUT as Logic 0.00		0		0		0		20800
LUT as Memory		0		0		0		9600
0.00 Slice Registers 0.00		0		0		0		41600
Register as Flip Flop		0		0		0		41600
Register as Latch		0		0		0		41600
F7 Muxes 0.00		0		0		0		16300
0.00 F8 Muxes 0.00		0		0		0		8150
+	-+-		+-		+-		-+	

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

+	<u> </u>	<u> </u>	++
Total	Clock Enable	Synchronous	Asynchronous
+	+	+	++
0		-	-
0	_	_	Set
0	_	_	Reset
0	_	Set	-
0	_	Reset	-
0	Yes	_	-
0	Yes	_	Set
0	Yes	_	Reset
0	Yes	Set	-
0	Yes	Reset	-
+	+	+	++

2. Memory

_								
	Site Type	Use	d	Fixed	Prohibited	Available	Util%	
	Block RAM Tile RAMB36/FIFO*	0.	5 0	0 0	0 0	•	1.00 0.00	
	RAMB18 RAMB18E1 only		1 1	0	0	100	1.00	
-	+	+		+	+	+	++	-

^{*} Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

Site Type	Used	Fixed	 Prohibited	Available	Util%
DSPs	0	0	0 	90	0.00

4. IO and GT Specific

+	_+		+-		-+		- +	
++ Site Type Util%				Fixed		Prohibited		Available
++	-т		т.		- —			
Bonded IOB 16.04		17		0		0	1	106
Bonded IPADs 0.00		0		0		0		10
Bonded OPADs 0.00		0		0		0		4
PHY_CONTROL 0.00		0		0		0		5
PHASER_REF 0.00		0		0		0		5
OUT_FIFO 0.00		0		0		0		20
IN_FIFO 0.00		0		0		0		20
IDELAYCTRL 0.00		0		0		0		5
IBUFDS 0.00		0		0		0		104
GTPE2_CHANNEL 0.00		0		0		0		2
PHASER_OUT/PHASER_OUT_PHY 0.00		0		0		0		20
PHASER_IN/PHASER_IN_PHY 0.00		0		0		0		20
IDELAYE2/IDELAYE2_FINEDELAY		0		0		0		250

0.00					
IBUFDS_GTE2		0	0	0	2
0.00					
ILOGIC		0	0	0	106
0.00					
OLOGIC		0	0	0	106
0.00					
+	+		+		
++					

5. Clocking

					Prohibited	Available	İ	Util%
BUFGCTRL		1	+- 	0	+ 0	32	+-	3.13
BUFIO		0		0	0	20		0.00
MMCME2 ADV		0		0	0	5		0.00
PLLE2 ADV		0		0	0	5		0.00
BUFMRCE		0		0	0	10		0.00
BUFHCE		0		0	0	72		0.00
BUFR		0		0	0	20		0.00

6. Specific Feature

							+ Available	+- !	+ Util%
BSCANE2	-+-	0	+	0	+- 	0	+	+ - 	0.00
CAPTUREE2	i	0	i	0	i	0	1	İ	0.00
DNA PORT		0		0		0	1		0.00
EFUSE_USR		0		0		0	1		0.00
FRAME_ECCE2		0		0		0	1		0.00
ICAPE2		0		0		0	2		0.00
PCIE_2_1		0		0		0	1		0.00
STARTUPE2		0		0		0	1		0.00
XADC		0		0		0	1		0.00
+	+		+ -		+-		+	+-	+

7. Primitives

+		+.		+	+
	Ref Name	 -	Used	Functional Category	
	IBUF		9	IO	
	OBUF		8	IO	
	RAMB18E1		1	Block Memory	
	BUFG		1	Clock	
+		+ -		+	+

8. Black Boxes
-----+
+----+
| Ref Name | Used |
+----+

9. Instantiated Netlists

+----+ | Ref Name | Used | +----+