MULTIPLIER SYNTHESIS REPORTS

```
#-----
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 25 17:08:55 2024
# Process ID: 77697
# Current directory:
/home/btech/cs1230322/project 5/project 5.runs/synth 1
# Command line: vivado -log gf multiply constants.vds -product Vivado -
mode batch -messageDb vivado.pb -notrace -source
gf multiply constants.tcl
# Log file:
/home/btech/cs1230322/project 5/project 5.runs/synth 1/gf multiply cons
tants.vds
# Journal file:
/home/btech/cs1230322/project_5/project_5.runs/synth_1/vivado.jou
\# Running On: dhd, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical
cores: 12, Host memory: 33324 MB
#-----
source gf multiply constants.tcl -notrace
Command: read checkpoint -auto incremental -incremental
/home/btech/cs1230322/project 5/project 5.srcs/utils 1/imports/synth 1/
aes xor 8bit.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from
/home/btech/cs1230322/project 5/project 5.srcs/utils 1/imports/synth 1/
aes xor 8bit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth design -top gf multiply constants -part xc7a35tcpg236-1
Starting synth design
Attempting to get a license for feature 'Synthesis' and/or device
'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device
'xc7a35t'
INFO: [Vivado Tcl 4-1810] synth design options have changed between
reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth design using a
maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children
vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 77723
-----
Starting Synthesize: Time (s): cpu = 00:00:02; elapsed = 00:00:02.
Memory (MB): peak = 2608.047; gain = 0.000; free physical = 21784;
free virtual = 40544
INFO: [Synth 8-638] synthesizing module 'gf multiply constants'
[/home/btech/cs1230322/project 5/project 5.srcs/sources 1/new/multiplie
r.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'gf multiply constants'
[/home/btech/cs1230322/project_5/project_5.srcs/sources_1/new/multiplie
r.vhd:35]
_____
```

```
Finished Synthesize: Time (s): cpu = 00:00:03; elapsed = 00:00:03.
Memory (MB): peak = 2608.047; gain = 0.000; free physical = 22887;
free virtual = 41648
_____
Finished Constraint Validation: Time (s): cpu = 00:00:03; elapsed =
00:00:04 . Memory (MB): peak = 2608.047; gain = 0.000; free physical
= 22884 ; free virtual = 41645
______
Start Loading Part and Timing Information
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information: Time (s): cpu = 00:00:03
; elapsed = 00:00:04 . Memory (MB): peak = 2616.051 ; gain = 8.004 ;
free physical = 22882 ; free virtual = 41642
-----
Start Preparing Guide Design
______
Finished Doing Graph Differ: Time (s): cpu = 00:00:03; elapsed =
00:00:04 . Memory (MB): peak = 2616.051; gain = 8.004; free physical
= 22807 ; free virtual = 41570
______
Finished Preparing Guide Design : Time (s): cpu = 00:00:03 ; elapsed =
00:00:04 . Memory (MB): peak = 2616.051; gain = 8.004; free physical
= 22807; free virtual = 41570
-----
______
Finished RTL Optimization Phase 2: Time (s): cpu = 00:00:03; elapsed
= 00:00:04 . Memory (MB): peak = 2616.051; gain = 8.004; free
physical = 22803 ; free virtual = 41566
-----
_____
```

Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

Reason for not running incremental synthesis : synth_design options have changed between reference and incremental

INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config implementation {autoIncr.Synth.RejectBehavior Terminate} No constraint files found. Start RTL Component Statistics Detailed RTL Component Info : +---XORs : 2 Input 8 Bit XORs := 8 +---Muxes : 2 Input 8 Bit Muxes := 3 Finished RTL Component Statistics Start Part Resource Summary Part Resources: DSPs: 90 (col length:60) BRAMs: 100 (col length: RAMB18 60 RAMB36 30) Finished Part Resource Summary No constraint files found. ______ Start Cross Boundary and Area Optimization WARNING: [Synth 8-7080] Parallel synthesis criteria is not met Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05; elapsed = 00:00:06. Memory (MB): peak = 2616.051; gain = 8.004 ; free physical = 22418 ; free virtual = 41322 ______ No constraint files found. Start Timing Optimization

```
Finished Timing Optimization: Time (s): cpu = 00:00:05; elapsed =
00:00:06 . Memory (MB): peak = 2616.051 ; gain = 8.004 ; free physical
= 22411 ; free virtual = 41317
_____
Start Technology Mapping
Finished Technology Mapping: Time (s): cpu = 00:00:05; elapsed =
00:00:06 . Memory (MB): peak = 2616.051; gain = 8.004; free physical
= 22410 ; free virtual = 41316
______
Start IO Insertion
Start Flattening Before IO Insertion
Finished Flattening Before IO Insertion
Start Final Netlist Cleanup
______
Finished Final Netlist Cleanup
Finished IO Insertion: Time (s): cpu = 00:00:07; elapsed = 00:00:08.
Memory (MB): peak = 2616.051; gain = 8.004; free physical = 22396;
free virtual = 41320
Start Renaming Generated Instances
Finished Renaming Generated Instances: Time (s): cpu = 00:00:07;
```

```
elapsed = 00:00:08 . Memory (MB): peak = 2616.051 ; gain = 8.004 ; free
physical = 22396 ; free virtual = 41320
______
Start Rebuilding User Hierarchy
______
Finished Rebuilding User Hierarchy: Time (s): cpu = 00:00:07; elapsed
= 00:00:08 . Memory (MB): peak = 2616.051; gain = 8.004; free
physical = 22396; free virtual = 41320
______
Start Renaming Generated Ports
______
Finished Renaming Generated Ports: Time (s): cpu = 00:00:07; elapsed
= 00:00:08 . Memory (MB): peak = 2616.051; gain = 8.004; free
physical = 22396 ; free virtual = 41320
______
Start Handling Custom Attributes
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07;
elapsed = 00:00:08 . Memory (MB): peak = 2616.051 ; gain = 8.004 ; free
physical = 22396 ; free virtual = 41320
______
_____
Start Renaming Generated Nets
_____
______
Finished Renaming Generated Nets: Time (s): cpu = 00:00:07; elapsed =
00:00:08 . Memory (MB): peak = 2616.051 ; gain = 8.004 ; free physical
= 22396 ; free virtual = 41320
Start Writing Synthesis Report
```

```
Report BlackBoxes:
+-+---+
| |BlackBox name |Instances |
+-+---+
+-+---+
Report Cell Usage:
+----+
+----+
|1 |LUT2 | 8|
             12|
12
    |LUT3 |
             7 |
13
    |LUT4 |
| 4
    |LUT5 |
              2 |
15
    |LUT6 |
              1 |
+----+
Report Instance Areas:
+----+
| | Instance | Module | Cells |
+----+
|1 |top | 70|
+----+
_____
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07; elapsed
= 00:00:08 . Memory (MB): peak = 2616.051; gain = 8.004; free
physical = 22396 ; free virtual = 41320
______
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed =
00:00:08 . Memory (MB): peak = 2616.051 ; gain = 8.004 ; free physical
= 22401 ; free virtual = 41325
Synthesis Optimization Complete: Time (s): cpu = 00:00:07; elapsed =
00:00:08 . Memory (MB): peak = 2616.059 ; gain = 8.004 ; free physical
= 22401 ; free virtual = 41325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00
. Memory (MB): peak = 2616.059; gain = 0.000; free physical = 22486;
free virtual = 41410
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed O inverter(s) to O load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00
. Memory (MB): peak = 2672.078; gain = 0.000; free physical = 22403;
free virtual = 41327
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
Synth Design complete, checksum: 909b8271
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth design completed successfully
synth design: Time (s): cpu = 00:00:10; elapsed = 00:00:09. Memory
(MB): peak = 2672.078 ; gain = 64.031 ; free physical = 22613 ; free
virtual = 41537
```

```
'/home/btech/cs1230322/project_5/project_5.runs/synth_1/gf_multiply_con
stants.dcp' has been generated.
INFO: [runtcl-4] Executing : report utilization -file
gf multiply constants utilization synth.rpt -pb
gf multiply constants utilization synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 17:09:09 2024...
MULTIPLIER UTILISATION REPORTS
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
______
_____
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18
15:47:01 MDT 2022
| Date : Fri Oct 25 17:09:08 2024
| Host
          : dhd running 64-bit Ubuntu 20.04.3 LTS
| Command : report_utilization -file
gf multiply constants utilization synth.rpt -pb
gf multiply constants utilization synth.pb
| Design : gf_multiply_constants
| Device : xc7a35tcpg236-1
| Speed File : -1
| Design State : Synthesized
______
Utilization Design Information
Table of Contents
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists
1. Slice Logic
_____
Site Type | Used | Fixed | Prohibited | Available |
Util% |
| 16 | 0 | 0 | 20800
| Slice LUTs*
```

LUT as Logic | 16 | 0 | 0 | 20800

INFO: [Common 17-1381] The checkpoint

0.08

0.08

	LUT as Memory		0		0		0	9600	
İ	Slice Registers		0		0		0	41600	
	0.00 Register as Flip Flop	1	0		0		0	41600	
	0.00 Register as Latch	ı	0	ı	0	ı	Λ	41600	
	0.00	ı	U	ı	O	ı	O	1 41000	
	F7 Muxes 0.00		0		0		0	16300	
	F8 Muxes		0		0		0	8150	
+	0.00	_ +		-+-		+-		+	+

+-----+----

---+

1.1 Summary of Registers by Type

4		+	+	++
	Total	Clock Enable	'	Asynchronous
	0 0	 	- -	- - Set
	0		-	Reset
	0 0	<u> </u>	Set Reset	- -
	0	Yes	_	-
	0	Yes	_	Set
	0	Yes	_	Reset
	0	Yes	Set	-
	0	Yes	Reset	-
		ı	I .	

2. Memory _____

+	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile RAMB36/FIFO* RAMB18	0	0		50 50	0.00

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3	DSP

+----+

^{*} Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

	4 L				Prohibited			'	
'			1		0			'	
+-	 	+-	 +-	 +-		+-	 +-		-

4. IO and GT Specific

+	- + -		+.		- +		+	
'++ Site Type Util% +	Ī	Used	1	Fixed	ı	Prohibited		Available
++	-+-		- + -		-+		+	
Bonded IOB	ı	40	ı	0	ı	\cap	1	106
37.74	1	40	1	O		O		100
Bonded IPADs	1	0	ı	0	ı	0	ı	10
0.00					Ċ		Ċ	
Bonded OPADs	1	0	1	0		0	1	4
0.00								
PHY_CONTROL		0		0		0		5
0.00								
PHASER_REF		0		0		0		5
0.00								
OUT_FIFO		0		0		0		20
0.00								
IN_FIFO	-	0		0		0		20
0.00		0		0		0		_
IDELAYCTRL	-	0	ı	0	-	0	-	5
0.00 IBUFDS		0	1	0		0		104
0.00	1	U	ı	U	ı	U	-	104
	ı	0	ı	0	ı	0	1	2
0.00		0	1	O	-	O		2
PHASER_OUT/PHASER_OUT_PHY	1	0	ı	0	ı	0	ı	20
0.00			'			•		
PHASER IN/PHASER IN PHY	1	0	1	0		0	1	20
0.00								
IDELAYE2/IDELAYE2 FINEDELAY		0		0		0		250
0.00								
IBUFDS_GTE2		0		0		0		2
0.00								
ILOGIC		0		0		0		106
0.00								
OLOGIC		0		0		0		106
0.00								
+	-+-		+-		-+		+	

+----+

5. Clocking

			+	+	+
Site Type	Used	Fixed	 Prohibited 	Available	Util%
·			0		

BUFIO		0		0	0	20	0.00
MMCME2_ADV		0		0	0	5	0.00
PLLE2_ADV		0		0	0	5	0.00
BUFMRCE		0		0	0	10	0.00
BUFHCE		0		0	0	72	0.00
BUFR		0		0	0	20	0.00
+	-+-		+-				+

6. Specific Feature

				+ Prohibited +		+ Util% +
BSCANE2		— - О I	0	1 0	4	0.00
CAPTUREE2	İ	0	0	0	1	0.00
DNA PORT		0	0	0	1	0.00
EFUSE USR		0	0	0	1	0.00
FRAME ECCE2		0	0	0	1	0.00
ICAPE2		0	0	0	2	0.00
PCIE_2_1		0	0	0	1	0.00
STARTUPE2		0	0	0	1	0.00
XADC		0	0	0	1	0.00
+	+	+	+	+	+	+

7. Primitives

+		L	+
	Ref Name	Used	Functional Category
+	OBUF LUT3 LUT2 IBUF LUT4 LUT5 LUT6	32 12 8 8 7 2	IO LUT IO LUT LUT LUT
+		+	++

8. Black Boxes

+----+ | Ref Name | Used | +----+

9. Instantiated Netlists

+----+ | Ref Name | Used | +----+