

XOR SYNTHESIS REPORT

```
#-----
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 25 17:05:38 2024
# Process ID: 76708
# Current directory:
/home/btech/cs1230322/project_5/project_5.runs/synth_1
# Command line: vivado -log aes_xor_8bit.vds -product Vivado -mode
batch -messageDb vivado.pb -notrace -source aes_xor_8bit.tcl
# Log file:
/home/btech/cs1230322/project_5/project_5.runs/synth_1/aes_xor_8bit.vds
# Journal file:
/home/btech/cs1230322/project_5/project_5.runs/synth_1/vivado.jou
# Running On: dhd, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical
cores: 12, Host memory: 33324 MB
#-----
source aes_xor_8bit.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental
/home/btech/cs1230322/project_5/project_5.srscs/utlils_1/imports/synth_1/
aes_xor_8bit.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from
/home/btech/cs1230322/project_5/project_5.srscs/utlils_1/imports/synth_1/
aes_xor_8bit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top aes_xor_8bit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device
'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device
'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using
incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to
incremental criteria not met. If you would like to alter this behaviour
and have the flow terminate instead, please set the following parameter
config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a
maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children
vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76730
-----
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 .
Memory (MB): peak = 2608.027 ; gain = 0.000 ; free physical = 22528 ;
free virtual = 41249
-----
INFO: [Synth 8-638] synthesizing module 'aes_xor_8bit'
[/home/btech/cs1230322/project_5/project_5.srscs/sources_1/new/x.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'aes_xor_8bit' (0#1)
[/home/btech/cs1230322/project_5/project_5.srscs/sources_1/new/x.vhd:34]
-----
-----
```

Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 .
Memory (MB): peak = 2608.027 ; gain = 0.000 ; free physical = 23627 ;
free virtual = 42348

Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed =
00:00:04 . Memory (MB): peak = 2608.027 ; gain = 0.000 ; free physical
= 23623 ; free virtual = 42345

Start Loading Part and Timing Information

Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1

Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03
; elapsed = 00:00:04 . Memory (MB): peak = 2616.031 ; gain = 8.004 ;
free physical = 23623 ; free virtual = 42345

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed
= 00:00:04 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free
physical = 23578 ; free virtual = 42299

No constraint files found.

Start RTL Component Statistics

Detailed RTL Component Info :

+---XORs :
2 Input 8 Bit XORs := 1

Finished RTL Component Statistics

Start Part Resource Summary

Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)

Finished Part Resource Summary

No constraint files found.

Start Cross Boundary and Area Optimization

WARNING: [Synth 8-7080] Parallel synthesis criteria is not met

Finished Cross Boundary and Area Optimization : Time (s): cpu =
00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2616.031 ; gain =
8.004 ; free physical = 23360 ; free virtual = 42084

No constraint files found.

Start Timing Optimization

Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed =
00:00:06 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free physical
= 23355 ; free virtual = 42079

Start Technology Mapping

Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed =
00:00:06 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free physical
= 23354 ; free virtual = 42078

Start IO Insertion

Start Flattening Before IO Insertion

Finished Flattening Before IO Insertion

Start Final Netlist Cleanup

Finished Final Netlist Cleanup

Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 .
Memory (MB): peak = 2616.031 ; gain = 8.004 ; free physical = 23354 ;
free virtual = 42078

Start Renaming Generated Instances

Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ;
elapsed = 00:00:08 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free
physical = 23354 ; free virtual = 42078

Start Rebuilding User Hierarchy

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed
= 00:00:08 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free
physical = 23354 ; free virtual = 42078

Start Renaming Generated Ports

Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed
= 00:00:08 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free
physical = 23354 ; free virtual = 42078

Start Handling Custom Attributes

Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ;
elapsed = 00:00:08 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free
physical = 23354 ; free virtual = 42078

Start Renaming Generated Nets

Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed =
00:00:08 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free physical
= 23354 ; free virtual = 42078

Start Writing Synthesis Report

Report BlackBoxes:

BlackBox name	Instances

Report Cell Usage:

Cell	Count
LUT2	8
IBUF	16
OBUF	8

Report Instance Areas:

Instance	Module	Cells
top		32

Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed =
00:00:08 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free
physical = 23354 ; free virtual = 42078

Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed =
00:00:08 . Memory (MB): peak = 2616.031 ; gain = 8.004 ; free physical
= 23360 ; free virtual = 42084
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed =
00:00:08 . Memory (MB): peak = 2616.039 ; gain = 8.004 ; free physical
= 23360 ; free virtual = 42084

```
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00
. Memory (MB): peak = 2616.039 ; gain = 0.000 ; free physical = 23447 ;
free virtual = 42171
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00
. Memory (MB): peak = 2616.039 ; gain = 0.000 ; free physical = 23364 ;
free virtual = 42088
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a03a3792
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory
(MB): peak = 2616.039 ; gain = 8.012 ; free physical = 23568 ; free
virtual = 42292
INFO: [Common 17-1381] The checkpoint
'/home/btech/cs1230322/project_5/project_5.runs/synth_1/aes_xor_8bit.dcp'
has been generated.
INFO: [runtcl-4] Executing : report_utilization -file
aes_xor_8bit_utilization_synth.rpt -pb
aes_xor_8bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 17:05:51 2024...
```

XOR UTILISATION REPORT

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

```
-----
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18
15:47:01 MDT 2022
| Date          : Fri Oct 25 17:05:51 2024
| Host          : dhd running 64-bit Ubuntu 20.04.3 LTS
| Command       : report_utilization -file
aes_xor_8bit_utilization_synth.rpt -pb
aes_xor_8bit_utilization_synth.pb
| Design        : aes_xor_8bit
| Device        : xc7a35tcpg236-1
| Speed File    : -1
| Design State  : Synthesized
-----
```

Utilization Design Information

Table of Contents

- ```

1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
```

3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

## 1. Slice Logic

-----

| +-----+-----+-----+-----+-----+-----+ |      |       |            |           |       |
|---------------------------------------|------|-------|------------|-----------|-------|
| ---+                                  |      |       |            |           |       |
| Site Type                             | Used | Fixed | Prohibited | Available | Util% |
| +-----+-----+-----+-----+-----+-----+ |      |       |            |           |       |
| ---+                                  |      |       |            |           |       |
| Slice LUTs*                           | 8    | 0     | 0          | 20800     |       |
| 0.04                                  |      |       |            |           |       |
| LUT as Logic                          | 8    | 0     | 0          | 20800     |       |
| 0.04                                  |      |       |            |           |       |
| LUT as Memory                         | 0    | 0     | 0          | 9600      |       |
| 0.00                                  |      |       |            |           |       |
| Slice Registers                       | 0    | 0     | 0          | 41600     |       |
| 0.00                                  |      |       |            |           |       |
| Register as Flip Flop                 | 0    | 0     | 0          | 41600     |       |
| 0.00                                  |      |       |            |           |       |
| Register as Latch                     | 0    | 0     | 0          | 41600     |       |
| 0.00                                  |      |       |            |           |       |
| F7 Muxes                              | 0    | 0     | 0          | 16300     |       |
| 0.00                                  |      |       |            |           |       |
| F8 Muxes                              | 0    | 0     | 0          | 8150      |       |
| 0.00                                  |      |       |            |           |       |
| +-----+-----+-----+-----+-----+-----+ |      |       |            |           |       |
| ---+                                  |      |       |            |           |       |

\* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt\_design after synthesis, if not already completed, for a more realistic count.

### 1.1 Summary of Registers by Type

-----

| +-----+-----+-----+-----+-----+ |              |             |              |  |
|---------------------------------|--------------|-------------|--------------|--|
| Total                           | Clock Enable | Synchronous | Asynchronous |  |
| +-----+-----+-----+-----+-----+ |              |             |              |  |
| 0                               | -            | -           | -            |  |
| 0                               | -            | -           | Set          |  |
| 0                               | -            | -           | Reset        |  |
| 0                               | -            | Set         | -            |  |
| 0                               | -            | Reset       | -            |  |
| 0                               | Yes          | -           | -            |  |
| 0                               | Yes          | -           | Set          |  |
| 0                               | Yes          | -           | Reset        |  |
| 0                               | Yes          | Set         | -            |  |
| 0                               | Yes          | Reset       | -            |  |
| +-----+-----+-----+-----+-----+ |              |             |              |  |

## 2. Memory

-----

| Site Type      | Used | Fixed | Prohibited | Available | Util% |
|----------------|------|-------|------------|-----------|-------|
| Block RAM Tile | 0    | 0     | 0          | 50        | 0.00  |
| RAMB36/FIFO*   | 0    | 0     | 0          | 50        | 0.00  |
| RAMB18         | 0    | 0     | 0          | 100       | 0.00  |

\* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

## 3. DSP

-----

| Site Type | Used | Fixed | Prohibited | Available | Util% |
|-----------|------|-------|------------|-----------|-------|
| DSPs      | 0    | 0     | 0          | 90        | 0.00  |

## 4. IO and GT Specific

-----

| Site Type                 | Used | Fixed | Prohibited | Available | Util% |
|---------------------------|------|-------|------------|-----------|-------|
| Bonded IOB                | 24   | 0     | 0          | 106       | 22.64 |
| Bonded IPADs              | 0    | 0     | 0          | 10        | 0.00  |
| Bonded OPADs              | 0    | 0     | 0          | 4         | 0.00  |
| PHY_CONTROL               | 0    | 0     | 0          | 5         | 0.00  |
| PHASER_REF                | 0    | 0     | 0          | 5         | 0.00  |
| OUT_FIFO                  | 0    | 0     | 0          | 20        | 0.00  |
| IN_FIFO                   | 0    | 0     | 0          | 20        | 0.00  |
| IDELAYCTRL                | 0    | 0     | 0          | 5         | 0.00  |
| IBUFDS                    | 0    | 0     | 0          | 104       | 0.00  |
| GTPE2_CHANNEL             | 0    | 0     | 0          | 2         | 0.00  |
| PHASER_OUT/PHASER_OUT_PHY | 0    | 0     | 0          | 20        | 0.00  |



|                                 |  |   |  |   |  |   |  |     |
|---------------------------------|--|---|--|---|--|---|--|-----|
| PHASER_IN/PHASER_IN_PHY         |  | 0 |  | 0 |  | 0 |  | 20  |
| 0.00                            |  |   |  |   |  |   |  |     |
| IDELAYE2/IDELAYE2_FINEDELAY     |  | 0 |  | 0 |  | 0 |  | 250 |
| 0.00                            |  |   |  |   |  |   |  |     |
| IBUFDS_GTE2                     |  | 0 |  | 0 |  | 0 |  | 2   |
| 0.00                            |  |   |  |   |  |   |  |     |
| ILOGIC                          |  | 0 |  | 0 |  | 0 |  | 106 |
| 0.00                            |  |   |  |   |  |   |  |     |
| OLOGIC                          |  | 0 |  | 0 |  | 0 |  | 106 |
| 0.00                            |  |   |  |   |  |   |  |     |
| +-----+-----+-----+-----+-----+ |  |   |  |   |  |   |  |     |
| +-----+                         |  |   |  |   |  |   |  |     |

## 5. Clocking

-----

| +-----+-----+-----+-----+-----+ |      |       |            |           |       |  |
|---------------------------------|------|-------|------------|-----------|-------|--|
| Site Type                       | Used | Fixed | Prohibited | Available | Util% |  |
| +-----+-----+-----+-----+-----+ |      |       |            |           |       |  |
| BUFGCTRL                        | 0    | 0     | 0          | 32        | 0.00  |  |
| BUFIO                           | 0    | 0     | 0          | 20        | 0.00  |  |
| MMCME2_ADV                      | 0    | 0     | 0          | 5         | 0.00  |  |
| PLLE2_ADV                       | 0    | 0     | 0          | 5         | 0.00  |  |
| BUFMRCE                         | 0    | 0     | 0          | 10        | 0.00  |  |
| BUFHCE                          | 0    | 0     | 0          | 72        | 0.00  |  |
| BUFR                            | 0    | 0     | 0          | 20        | 0.00  |  |
| +-----+-----+-----+-----+-----+ |      |       |            |           |       |  |

## 6. Specific Feature

-----

| +-----+-----+-----+-----+-----+ |      |       |            |           |       |  |
|---------------------------------|------|-------|------------|-----------|-------|--|
| Site Type                       | Used | Fixed | Prohibited | Available | Util% |  |
| +-----+-----+-----+-----+-----+ |      |       |            |           |       |  |
| BSCANE2                         | 0    | 0     | 0          | 4         | 0.00  |  |
| CAPTUREE2                       | 0    | 0     | 0          | 1         | 0.00  |  |
| DNA_PORT                        | 0    | 0     | 0          | 1         | 0.00  |  |
| EFUSE_USR                       | 0    | 0     | 0          | 1         | 0.00  |  |
| FRAME_ECCE2                     | 0    | 0     | 0          | 1         | 0.00  |  |
| ICAPE2                          | 0    | 0     | 0          | 2         | 0.00  |  |
| PCIE_2_1                        | 0    | 0     | 0          | 1         | 0.00  |  |
| STARTUPE2                       | 0    | 0     | 0          | 1         | 0.00  |  |
| XADC                            | 0    | 0     | 0          | 1         | 0.00  |  |
| +-----+-----+-----+-----+-----+ |      |       |            |           |       |  |

## 7. Primitives

-----

| +-----+-----+-----+ |      |                     |
|---------------------|------|---------------------|
| Ref Name            | Used | Functional Category |
| +-----+-----+-----+ |      |                     |
| IBUF                | 16   | IO                  |
| OBUF                | 8    | IO                  |
| LUT2                | 8    | LUT                 |
| +-----+-----+-----+ |      |                     |

## 8. Black Boxes

-----

| +-----+  | +-----+ |
|----------|---------|
| Ref Name | Used    |
| +-----+  | +-----+ |

## 9. Instantiated Netlists

-----

| +-----+  | +-----+ |
|----------|---------|
| Ref Name | Used    |
| +-----+  | +-----+ |