Assignment - 3

STATEMENT: Given that the sequence of instructions to be executed by the processor is guaranteed to be free from pipeline hazards, design a 4 – stage (Instruction Fetch; Decode and read operand; execute; write back) pipelined RISC processor that can execute following register to – register instructions with a throughput of one instruction per clock –cycle: ADD, Barrel shifter, XOR, NOR. The adder and barrel shifter, ALU designed in assignment-1 should be used here.


4-Stage Pipelined RISC Processor Design

Overview:

This processor is a 4-stage pipelined RISC processor executing the following register-to-register instructions: ADD, SHIFT (Barrel Shifter), XOR, and NOR. It supports a throughput of one instruction per clock cycle, assuming no hazards due to the specific ordering of instructions.

STEP 0: Draw the detailed architecture level diagram of the processor, naming and depicting the various architectural blocks (e.g. register file, instruction memory, ALU, pipeline registers, PC and combinational functional blocks etc).

Below is the architecture level diagram of the processor



STEP 1: Create Verilog behavioural models for each of the architectural blocks. (Register file, Instruction memory, ALU, Pipeline registers, PC etc)

Verilog Behavioral Models for Architectural Blocks

Below Verilog code for each block. Each module is implemented as per the specified design requirements.

1. Program Counter (PC)

The PC holds the current instruction address and increments by 4 for each instruction.

```
module PC(
    input clk,
    input reset,
    output reg [31:0] pc
);
    initial pc = 32'h0000; // Initialize PC to 0000 address

always @(posedge clk or posedge reset) begin
    if (reset)
        pc <= 32'h0000;
    else
        pc <= pc + 4; // Increment PC by 4
    end
endmodule</pre>
```

2. Instruction Memory

Instruction Memory with a read enable signal and 128-byte capacity, outputting a 32-bit instruction.

```
module InstructionMemory(
    input clk,
    input read_enable,
    input [31:0] address,
```

```
output reg [31:0] instruction
);
    reg [7:0] memory [0:127]; // 128-byte memory, byte-
addressable
    // Instruction initialization (program with 4 instructions
as specified)
    initial begin
        memory[0] = 8'h00; memory[1] = 8'h00; memory[2] =
8'h00; memory[3] = 8'h01; // ADD instruction
        memory[4] = 8'h00; memory[5] = 8'h00; memory[6] =
8'h00; memory[7] = 8'h02; // SHIFT instruction
        memory[8] = 8'h00; memory[9] = 8'h00; memory[10] =
8'h00; memory[11] = 8'h03; // XOR instruction
        memory[12] = 8'h00; memory[13] = 8'h00; memory[14] =
8'h00; memory[15] = 8'h04; // NOR instruction
    end
    always @(posedge clk) begin
        if (read enable)
            instruction <= {memory[address], memory[address +</pre>
1], memory[address + 2], memory[address + 3]};
    end
endmodule
```

3. Control Unit

The Control Unit decodes the opcode and generates control signals for alu_op and write enables.

4. Register File

Contains 32 registers with two 32-bit read ports and one 32-bit write port.

```
module RegisterFile(
   input clk,
   input [4:0] read_addr_A, read_addr_B, write_addr,
   input [31:0] write_data,
   input reg_write,
   output reg [31:0] read_data_A, read_data_B
);

reg [31:0] registers[0:31];

// Register Initialization as per the given values
   initial begin
        registers[2] = 32'd60;
        registers[5] = 32'd40;
        registers[7] = 32'hFFFF856D;
        registers[10] = 32'h1FFF756F;
        registers[1] = 32'd40;
```

```
registers[4] = 32'd4;
registers[8] = 32'hEEEE3721;
registers[11] = 32'hFFFF765E;
end

// Read Ports (combinational)
always @(*) begin
    read_data_A = registers[read_addr_A];
    read_data_B = registers[read_addr_B];
end

// Write Port (synchronous, on falling edge)
always @(negedge clk) begin
    if (reg_write)
        registers[write_addr] <= write_data;
end
endmodule</pre>
```

5. ALU

The ALU performs the specified operations using a control signal from alu op.

Pipeline Register Modules

Design the pipeline registers such that they are latched at the rising edge of the clock. Specify the size and format of all pipeline registers including the fields holding the decoded control signals as well as data.

1. **IF/ID Pipeline Register**: This register holds the fetched instruction and the current PC for the next stage.

```
module IF ID(
    input clk,
    input reset,
    input [31:0] pc in,
    input [31:0] instruction in,
    output reg [31:0] pc out,
    output reg [31:0] instruction out
);
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            pc out <= 32'b0;
             instruction out <= 32'b0;</pre>
        end else begin
            pc out <= pc in;
             instruction out <= instruction in;</pre>
        end
    end
endmodule
```

2. **ID/EX Pipeline Register**: This register holds the control signals and operand data after decoding, ready for the execution stage.

```
module ID EX(
    input clk,
    input reset,
    input [1:0] alu op in,
    input reg write in,
    input [31:0] pc in,
    input [31:0] reg data1,
    input [31:0] reg data2,
    output reg [1:0] alu op out,
    output reg reg write out,
    output reg [31:0] pc out,
    output reg [31:0] reg data1 out,
    output reg [31:0] reg data2 out
);
    always @(posedge clk or posedge reset) begin
        if (reset) begin
             alu op out <= 2'b0;
             reg write out <= 0;</pre>
             pc out <= 32'b0;
             reg data1 out <= 32'b0;</pre>
             reg data2 out <= 32'b0;</pre>
        end else begin
             alu op out <= alu op in;
             reg write out <= reg write in;</pre>
             pc out <= pc in;
             reg data1 out <= reg data1;</pre>
             reg data2 out <= reg data2;</pre>
        end
```

end endmodule

3. **EX/WB Pipeline Register**: Holds the ALU result and control signals for the write-back stage.

```
module EX WB(
    input clk,
    input reset,
    input [31:0] alu result in,
    input reg write in,
    output reg [31:0] alu result out,
    output reg reg write out
);
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            alu result out <= 32'b0;
            reg write out <= 0;</pre>
        end else begin
            alu result out <= alu result in;
            reg write out <= reg write in;</pre>
        end
    end
endmodule
```

STEP 2: Build the top-level **structural model** of the processor by instantiating and interconnecting the architectural blocks created in step 1.

Top-Level Module (PipelinedProcessor)

This module integrates all components, connecting pipeline registers between each stage.

```
module PipelinedProcessor(
    input clk,
    input reset
```

```
);
    // Program Counter
    wire [31:0] pc in, pc out;
    PC pc inst(
        .clk(clk),
        .reset(reset),
        .pc(pc out)
    );
    // Instruction Memory
    wire [31:0] instruction;
    InstructionMemory im inst(
        .clk(clk),
        .read enable(1'b1),
        .address(pc out),
        .instruction(instruction)
    );
    // IF/ID Pipeline Register
    wire [31:0] if id pc out, if id instruction out;
    IF ID if id reg(
        .clk(clk),
        .reset(reset),
        .pc in(pc out),
        .instruction in(instruction),
        .pc out(if id pc out),
        .instruction out(if id instruction out)
    );
```

```
// Control Unit
    wire [1:0] alu op;
    wire reg write;
    ControlUnit cu inst(
        .opcode(if id instruction out[31:15]), // 17-bit
opcode
        .alu op(alu op),
        .reg write(reg write)
    );
    // Register File
    wire [4:0] read addr A, read addr B, write addr;
    wire [31:0] read data A, read data B, write data;
    RegisterFile rf inst(
        .clk(clk),
        .read addr A(if id instruction out[9:5]), // Source
register 1
        .read addr B(if id instruction out[4:0]), // Source
register 2
        .write addr(write addr),
        .write data(write data),
        .reg write(reg write),
        .read data A(read data A),
        .read data B(read data B)
    );
    // ID/EX Pipeline Register
    wire [31:0] id ex pc out, id ex reg data1 out,
id ex reg data2 out;
    wire [1:0] id ex alu op;
    wire id ex reg write;
    ID EX id ex reg(
```

```
.clk(clk),
    .reset(reset),
    .pc in(if id pc out),
    .reg data1 (read data A),
    .reg data2 (read data B),
    .alu op in(alu op),
    .reg write in(reg write),
    .pc_out(id_ex_pc_out),
    .reg data1 out(id ex reg data1 out),
    .reg data2 out(id ex reg data2 out),
    .alu op out(id ex alu op),
    .reg write out(id ex reg write)
);
// ALU
wire [31:0] alu result;
ALU alu inst(
    .alu op(id ex alu op),
    .operand1(id ex reg data1 out),
    .operand2(id ex reg data2 out),
    .result(alu result)
);
// EX/WB Pipeline Register
wire ex wb reg write out;
EX WB ex wb reg(
    .clk(clk),
    .reset(reset),
    .alu result in(alu result),
```

Testbench:

```
`timescale 1ns / 1ps
module Pipeline Testbench;
    // Clock and reset
    reg clk;
    reg reset;
    // PC signals
    reg [31:0] pc in;
    wire [31:0] pc out;
    // IF/ID signals
    reg [31:0] instruction in;
    wire [31:0] pc ifid out;
    wire [31:0] instruction ifid out;
    // ID/EX signals
    reg [31:0] reg data1, reg data2;
    reg [4:0] rd;
    wire [31:0] pc idex out;
```

```
wire [31:0] reg data1 out, reg data2 out;
wire [4:0] rd out;
// EX/WB signals
reg [31:0] alu result in;
wire [31:0] alu result out;
wire [4:0] rd wb out;
// Register file signals
reg [4:0] read addr A, read addr B, write addr;
reg [31:0] write data;
req we;
wire [31:0] read data A, read data B;
// Module instantiations
PC pc module (
    .clk(clk),
    .reset (reset),
    .pc in(pc in),
    .pc out(pc out)
);
IF ID if id module (
    .clk(clk),
    .pc in (pc out),
    .instruction in (instruction in),
    .pc out(pc ifid out),
    .instruction out(instruction ifid out)
);
ID EX id ex module (
    .clk(clk),
    .pc in (pc ifid out),
    .reg data1 (read data A),
```

```
.reg data2(read data B),
    .rd(rd),
    .pc out(pc idex out),
    .reg data1 out(reg data1 out),
    .reg data2 out(reg data2 out),
    .rd out(rd out)
);
EX WB ex wb module (
    .clk(clk),
    .alu result in(alu result in),
    .rd in(rd out),
    .alu result out(alu result out),
    .rd out(rd wb out)
);
RegisterFile regfile (
    .clk(clk),
    .read addr A(read_addr_A),
    .read addr B(read addr B),
    .write addr(write addr),
    .write data(write data),
    .we(we),
    .read data A(read data A),
    .read data B(read data B)
);
// Clock generation
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end
```

```
// Test sequence
    initial begin
        // Initialize inputs
        reset = 1;
        pc in = 0;
        instruction in = 32'h00000000;
        rd = 5'b00010; // Set to register 2, for example
        alu result in = 32'h00000000;
        write addr = 5'b00011; // Set to register 3, for
example
        write data = 32'h00000050;
        we = 0;
        // Apply reset
        #10 \text{ reset} = 0;
        // Simulate some instructions and register operations
        #10;
        pc in = 32'h00000004; // PC increment
        instruction in = 32'hABCD1234; // Arbitrary
instruction
        read_addr_A = 5'b00010; // Register 2
        read addr B = 5'b00101; // Register 5
        #10;
        alu result in = 32'h0000003C; // ALU result example
        we = 1; // Enable write
        write addr = 5'b00011; // Register 3
        write data = alu result in;
        #10 \text{ we} = 0; // Disable write
        // End simulation
        #100 $finish;
    end
```

Note: The adder and barrel shifter, ALU designed in assignment-1 used here, so did not added that code here. modified pipelined processor code multiple times, to check that it works properly or not. So, there may be some mismatch the actual files simulated and added result.

To Specify the size and format of all pipeline registers including the fields holding the decoded control signals as well as data.

Control Signals and Their Sizes:

1. **ID/EX Control Signals:** These control signals are set during the instruction decode stage and propagate to the execute stage. They control various components such as the ALU, memory, and register writeback.

Common control signals for ID/EX:

- o **ALUOp** (2 bits): Specifies the ALU operation (e.g., ADD, SUB, AND, OR, etc.).
- o **ALUSrc** (1 bit): Determines whether the second operand to the ALU is from a register or an immediate value.
- o **MemRead** (1 bit): Enables reading from data memory.
- o **MemWrite** (1 bit): Enables writing to data memory.

- o **RegWrite** (1 bit): Enables writing to a register in the register file.
- o **MemToReg** (1 bit): Controls whether data to be written back comes from memory (for load instructions) or from the ALU (for other instructions).
- o **Branch** (1 bit): Specifies if a branch instruction is being executed.
- o **Jump** (1 bit): Specifies if a jump instruction is being executed.
- o **RegDst** (1 bit): Determines if the destination register address is from the rt field or the rd field of the instruction.

Total control signal bits for ID/EX:

Assuming each control signal is 1 bit (except for ALUOp which is 2 bits), the total size of control signals is:

- o ALUOp (2 bits)
- o ALUSrc (1 bit)
- o MemRead (1 bit)
- MemWrite (1 bit)
- o RegWrite (1 bit)
- MemToReg (1 bit)
- o Branch (1 bit)
- o Jump (1 bit)
- o RegDst (1 bit)

Total control signal bits = 2 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 = 11 bits

So, the control signal size in the ID/EX pipeline register is 11 bits.

2. **EX/MEM Control Signals:** These control signals are set during the execute stage and propagate to the memory stage, where they control the memory access and register file writeback.

Common control signals for EX/MEM:

- o **MemRead** (1 bit): Enables reading from data memory.
- o **MemWrite** (1 bit): Enables writing to data memory.
- RegWrite (1 bit): Enables writing to a register in the register file.
- o **MemToReg** (1 bit): Controls whether data to be written back comes from memory or the ALU.
- o **Branch** (1 bit): Specifies if a branch instruction is being executed.

o **Jump** (1 bit): Specifies if a jump instruction is being executed.

Total control signal bits for EX/MEM:

- MemRead (1 bit)
- o MemWrite (1 bit)
- o RegWrite (1 bit)
- o MemToReg (1 bit)
- o Branch (1 bit)
- o Jump (1 bit)

Total control signal bits = 1 + 1 + 1 + 1 + 1 + 1 = 6 **bits**

So, the control signal size in the EX/MEM pipeline register is **6 bits**.

Command used:

```
xrun adder.v bs.v alu.v id_ex_reg.v if_id_reg.v inst_mem.v
pc.v reg_file.v tb.v ex_wb_reg.v top_module.v and.v
nand_gate.sv 2_1_mux.sv 4_1_mux.sv or_gate.sv xor_gate.sv
and.v -qui -access +rwc
```

OUTPUT

```
xcelium>
xcelium> source
/root/cadence installs/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> run
Time = 0 \mid PC = 00000000 \mid Instruction = xxxxxxxxx \mid Reg1 =
xxxxxxxx | Req2 = xxxxxxxx | ALU Out = xxxxxxxx
Time = 5000 \mid PC = 00000000 \mid Instruction = 00000000 \mid Reg1 =
xxxxxxxx | Reg2 = xxxxxxxx | ALU Out = 00000000
Time = 25000 \mid PC = 00000004 \mid Instruction = abcd1234 \mid Reg1 =
0000003c | Reg2 = 00000028 | ALU Out = 00000000
Time = 35000 \mid PC = 00000004 \mid Instruction = abcd1234 \mid Reg1 =
0000003c | Reg2 = 00000028 | ALU Out = 0000003c
Simulation complete via $finish(1) at time 140 NS + 0
./tb.v:120
                   #100 $finish;
xcelium> run
```

This assignment performed in remote lab:

Simulation result:

