

**주관기관** | 성균관대학교


**| 총괄책임자 |** 박상현

2025.03.14



#### **☑** Directory Hierarchy

- /actions
  - /README.md
- /design
  - /sverilog
    - $\rightarrow$  /PCIE\_CONTROLLER\_TOP.sv
    - → /PCIE\_PKG.svh
    - $\rightarrow$  /AXI\_IF.sv
    - **→** ..
  - /filelist.f
- /docs
  - /README.md
- /sim
  - /README.md
- /env.source





#### ☑ Utils

MemRd-Type TLP Header Format

```
typedef struct packed {
                                       addr_1;
                   [1:0]
                                       reserved;
                   [23:0]
                                       addr_m;
                   [31:0]
                                       addr_h;
                                      byte_enable;
                   [15:0]
                                      requester_id;
                                       length_1;
                                       attr_1;
                   [1:0]
                                       length_h;
                   [1:0]
                                       tg_h;
                   [2:0]
                                       tg_m;
                                       attr_h;
                   [2:0]
                                       fmt;
            logic [4:0]
                                       tlp_type;
```

```
function automatic tlp_memory_req_hdr_t gen_tlp_memwr_hdr(
  input logic [63:0] address

;

tlp_memory_req_hdr_t tlp_memwr_hdr;

tlp_memwr_hdr.addr_h = {address[39:32], address[47:40], address[55:48], address[63:56]};

/*


* * TODO:

* */


endfunction
```

```
+0
                                                      +2
                                                                         +3
        7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
                                       At L T T E
tr N H D P
               Type 0 0 0 0 0
 Byte 0
                                                   Attr
                                                        AT
                                                                     Length
                                                                  Last DW
                                                                           First DW
 Byte 4
                     Requester ID
                                                     Tag
                                                                  Byte En
                                                                           Byte En
 Byte 8
                                   Memory Address [63:32]
                                                                               Res /
PH
Byte 12
                                 Memory Address [31:2]
```

















#### ☑ Max\_Read\_Request\_Size & Read Completion Boundary


- MemRd Header의 Length정보에는, Max\_Payload\_Size보다 큰 값이 담겨있을 수 있다.
  - Ex) Max\_Read\_Request\_Size = 512B, Max\_Payload\_Size = 128B
    - → Requester generates MRd
    - → Addr: 7000\_0070h
    - → Length: 75DW (300bytes)






#### ☑ Max\_Read\_Request\_Size & Read Completion Boundary

- MemRd Header의 Length정보에는, Max\_Payload\_Size보다 큰 값이 담겨있을 수 있다.
  - Ex) Max\_Read\_Request\_Size = 512B, Max\_Payload\_Size = 128B, Read Completion Boundary = 128B
    - → Requester generates MRd
    - → Addr: 7000\_0070h
    - → Length: 75DW (300bytes)






🦊 성균관대학교 | 📸 SAL





#### **☑ PIPE & AXI Config**


- PCle Link Config = 32GT/s, x4 Lane
- PIPE Config = 500MHz, 32B






### **☑ PIPE & AXI Config**

- PCle Link Config = 32GT/s, x4 Lane
- PIPE Config = 500MHz, 32B



AXI DATA WIDTH = 32B, ACLK = 500MHz(300MHz)







# ☑ 서버 할당

USER ID	PASSWORD	IP/PORT	주의사항
urp01	1234	IP: 115.145.211.102	- 다른 사람 작업공간 접속x - Root 건드리지 마세요
urp02		PORT : 7777	- Signal-Dump등 메모리 공간 많이
			잡아먹는 Job은 지양 - 비밀번호 변경 시 담장자에게 메일 하나 보내주세요.
urp12			990520kog2@gmail.com - 사용기한 : 6/23(학기 종강일)

Team Num.	Num.	이름
1	1	김민수
	2	윤성빈
	3	김병훈
	4	김경빈
2	5	이승로
	6	임용성
	7	최원기
	8	김주성
3	9	정찬호
	10	조재우
	11	고보성
	12	김원규





- 질문은 Github "Issues" Repo의 Issues란에 올려주세요.
  - https://github.com/2025-Spring-URP/Issues



## ☑ Week\_4

#### Seminar

- 담당 : Team 03

- 주제

	내용	핵심	기타
1. Flow Control	Data Link Layer의 역할 중 Flow Control	<ul><li>Flow Control 동작</li><li>Flow Control에 대한 DLLP Format</li></ul>	참고 : PCI Express® Base Specification Revision 5.0 Version 1.0

# 감사합니다. Q&A



