

...

# [25'S URP] PCIe Express Core Design

From PCIe to CXL



| 주관기관 | 성균관대학교

| 총괄책임자 | 박상현/최재혁

2025.03.04

## Theme



### PCIe Core(MAC)/Controller Design





## Info

- 매주 화요일 15:00~17:45
- 반도체관 400502호 (변동가능)
- 조교
  - 박상현 / psh2018314072@gmail.com
  - 최재혁 / hyungyu66@naver.com

## ☑ Why NVIDIA?



## ☑ Network & Interconnect



# IV.

The information contained in this document and all attached documents is strictly confidential.

## ☑ Process


### ▪ Seminar

- 주차별 PCIe Spec(gen5) 관련 발표 / 학생 주도 진행 / 조교 피드백 및 보완

→ \*주의: 단순번역(GPT) 금지

### ▪ Design

- PCIe Core(MAC) IP 및 관련 VIP 개발





## ☑ Week\_2

### ▪ Seminar

- 담당 : Team 01
- 주제

	내용	핵심	기타
1. Github	Github를 활용한 CI/CD	<ul style="list-style-type: none"> <li>• 기본적인 Git/Github 사용법</li> <li>• Github를 활용한 통합개발 환경</li> <li>• 핵심용어 : Pull/Push, Commit, Branch, Merge, Pull-Request, Issue</li> </ul>	
2. System Verilog	Scalability/Readability를 위한 다양한 Support	<ul style="list-style-type: none"> <li>• Package, Interface, Task/Function, Structure</li> </ul>	

### ▪ 과제

- 스프레드시트 : 이메일(github용) / 성균인ID & 핸드폰번호(vpn용)
- <https://docs.google.com/spreadsheets/d/1mOEksYqqK9KbeBFrW9zuepl2RdivTUywoKiaoZ1ROMs/edit?usp=sharing>

# 감사합니다. Q&A



성균관대학교



SAL  
SUSTAINABLE ARCHITECTURE LIFE