



Digitální elektronika 1

Projekt VHDL:

Running text 7-seg display

**Autoři:**

David Strouhal

Martin Zárecký

Michal Marek



## Obsah prezentace

- Cíle projektu
- Popis hardwaru
- Popis projektu a simulací modelů VHDL
- Popis modulu TOP a jeho simulace
- Reference




## Cíle projektu

- Posouvání textu po 7-segmentových displejích
- Resetu do výchozí pozice
- Zvolit si z možností předdefinovaných textů



## Popis hardwaru

- Využíváme desku Nexys A7 s FPGA Artix 7





## Popis projektu a simulací modelů VHDL

- Komponenty projektu

Zdroje (sources)	Simulace (sim)
alphabet_7seg.vhd	tb_alphabet_7seg.vhd
alphabet_to_code.vhd	tb_alphabet_to_code
driver_7seg_8characters.vhd	tb_driver_7seg_8characters.vhd
bus_multiplexer_pkg.vhd	(package)
clock_enable.vhd	tb_clock_enable
cnt_up_down.vhd	tb_cnt_up_down
move_text.vhd	tb_move_text
newtop.vhd	tb_new_top
switch_to_message.vhd	tb_switch_to_message



## Popis modulu TOP a jeho simulace

```
entity newtop is
  Port ( CLK100MHZ : in STD_LOGIC;
        CA : out STD_LOGIC;
        CB : out STD_LOGIC;
        CC : out STD_LOGIC;
        CD : out STD_LOGIC;
        CE : out STD_LOGIC;
        CF : out STD_LOGIC;
        CG : out STD_LOGIC;
        AN : out std_logic_vector (7 downto 0);
        BTNC : in std_logic;
        SW : in STD_LOGIC_vector(15 downto 0);
        BTND : in STD_logic
        );
end newtop;
```

```
switch : entity work.switch_to_message
  generic map(
    default_length => 32
  )
  port map(
    sw_state_i => SW,
    text_o => text_text,
    text_length => length
  );
```

```
switch : entity work.switch_to_message
  generic map(
    default_length => 32
  )
  port map(
    sw_state_i => SW,
    text_o => text_text,
    text_length move : entity work.move_text
  );
```

```
generic map(
  default_speed => 50000000
)
port map(
  clk      => CLK100MHZ,
  reset    => BTND,
  code_i   => code,
  code_i   => ("000001", "000010", "000011", "000100", "000101", "000110", "000111", "001000", "0000
  code_length_i => length,
  data0_o   => data0,
  data1_o   => data1,
  data2_o   => data2,
  data3_o   => data3,
  data4_o   => data4,
  data5_o   => data5,
  data6_o   => data6,
  data7_o   => data7
);
```




## Popis modulu TOP a jeho simulace

Name	Value
CC	0
CD	1
CE	0
CF	0
CG	0
> AN[7:0]	fe
> SW[15:0]	0000
c_CLK_100MHZ_PERIOD	10000 ps
> code[32:1][5:0]	11,18,13,3f,0a,1
> data0[5:0]	0a
> data1[5:0]	3f
> data2[5:0]	13
> data3[5:0]	18
> data4[5:0]	11
> data5[5:0]	0a
> data6[5:0]	11
> data7[5:0]	0a
> data0_i[5:0]	0a
> data1_i[5:0]	3f
> data2_i[5:0]	13
> data3_i[5:0]	18
> data4_i[5:0]	11
> data5_i[5:0]	0a
> data6_i[5:0]	11
> data7_i[5:0]	0a

The timing diagram displays the behavior of various signals over a 1,000,000 ps period. The signals are organized into a table with columns for time intervals (0 ps to 900,000 ps) and rows for signal names. The signals are:

- CC: 0
- CD: 1
- CE: 0
- CF: 0
- CG: 0
- AN[7:0]: fe
- SW[15:0]: 0000
- c\_CLK\_100MHZ\_PERIOD: 10000 ps
- code[32:1][5:0]: 11,18,13,3f,0a,1
- data0[5:0]: 0a
- data1[5:0]: 3f
- data2[5:0]: 13
- data3[5:0]: 18
- data4[5:0]: 11
- data5[5:0]: 0a
- data6[5:0]: 11
- data7[5:0]: 0a
- data0\_i[5:0]: 0a
- data1\_i[5:0]: 3f
- data2\_i[5:0]: 13
- data3\_i[5:0]: 18
- data4\_i[5:0]: 11
- data5\_i[5:0]: 0a
- data6\_i[5:0]: 11
- data7\_i[5:0]: 0a





NEXYS A7

XILINX

ANALOG DEVICES

ARTIX-7  
50T  
C5G324

DIGILENT

11:11:11 11:11:11

TEMP  
SENSOR





## Reference

1.Tabulka znaků na 7-seg displeji

•<https://codegolf.stackexchange.com/questions/173837/longest-seven-segment-word>

2.Nexs A7 Refernce Manual

•<https://digilent.com/reference/programmable-logic/nexys-a7/reference-manual>

3.Segmenty 7-seg displeje

•<https://lastminuteengineers.b-cdn.net/wp-content/uploads/arduino/Common-Cathode-7-Segment-Display-Internal-Working.gif>

4.Popis 7-seg displeje

•<https://lastminuteengineers.com/seven-segment-arduino-tutorial/>

5.Nejdelší 7-seg slovo

•<https://codegolf.stackexchange.com/questions/173837/longest-seven-segment-word>

