

```
66
                      (op[9]) ? {op[8:0], 14'b0}:
 67
                      (op[8]) ? {op[7:0], 15'b0} :
 68
                      (op[7]) ? {op[6:0], 16'b0}:
 69
                      (op[6]) ? {op[5:0], 17'b0}:
 70
                      (op[5]) ? {op[4:0], 18'b0}:
 71
                      (op[4]) ? {op[3:0], 19'b0}:
                      (op[3]) ? {op[2:0], 20'b0} :
72
                      (op[2]) ? {op[1:0], 21'b0} : 23'd0;
 73
 74
 75
 76
 77
      module fadd(
 78
         input wire [31:0] op1,
 79
          input wire [31:0] op2,
          output reg [31:0] result,
 80
 81
          input wire clk,
 82
          // output reg ready,
 83
          // output reg valid,//実質アンダーフロー検知
          input wire reset
 84
 85
     );
 86
 87
     wire sig1;
     wire sig2;
 88
 89
     wire [7:0] exp1;
 90
     wire [7:0] exp2;
 91
     wire [27:0] fra1;
 92
     wire [27:0] fra2;
 93
     assign sig1 = op1[31];
 94
      assign sig2 = op2[31];
      assign exp1 = op1[30:23];
 95
     assign exp2 = op2[30:23];
 97
     assign fra1 = (exp1 == 8'b0) ? {2'b00, op1[22:0], 3'b000} : {2'b01, op1[22:0], 3'b000};
 98
      assign fra2 = (exp2 == 8'b0) ? {2'b00, op2[22:0], 3'b000} : {2'b01, op2[22:0], 3'b000};
99
100
     wire op1_is_abs_bigger;
     assign op1_is_abs_bigger = (exp1 == exp2) ? (op1[22:0] > op2[22:0]) : (exp1 > exp2);
101
102
     wire [7:0] shift 1:
103
104
      wire [7:0] shift_2;
     assign shift_1 = exp2 - exp1;//if op2 is bigger
105
106
      assign shift_2 = exp1 - exp2;//if op1 is bigger
107
108
     // wire [27:0] fra1_shifted;
109
     // shift shift_mod_1(fra1, shift_1, fra1_shifed);
110
      // wire [27:0] fra2_shifted;
     // shift shift_mod_2(fra2, shift_2, fra2_shifted);
111
112
113
      reg [27:0] op_big;
114
      reg [27:0] op_small;
115
      reg [7:0] exp_big;
116
      reg sig_big;
117
      reg sig_small;
118
119
     wire [27:0] ans;
     assign ans = (sig_big ^ sig_small) ? (op_big - op_small) : (op_big + op_small);
120
121
      reg [27:0] ans_reg;
122
     wire [4:0] zero count;
123
     wire [22:0] ans_shift;
124
      reg [22:0] ans_shift_reg;
125
      ZLC ZLC1(ans, zero_count, ans_shift);
126
      wire marume up:
127
      assign marume_up = (\simans[27] && (ans[26] || ans[1]) && &ans[25:2]);
128
129
      reg [7:0] exp_next;
130
      req siq next;
131
      reg [4:0] zero_count_reg;
132
133
      wire [8:0] exp_next_zero;
134
      assign exp_next_zero = {1'b0, exp_next};
135
136
      wire [7:0] for_exp_next;
137
      assign for_exp_next = {7'd0, marume_up};
138
139
     wire [22:0] for_ZLCO_fra;
140
      assign for_ZLC0_fra = {22'd0, |ans_reg[3:0]};
141
      wire [22:0] ZLC0 fra;
142
     assign ZLC0_fra = ans_shift_reg + for_ZLC0_fra;
143
     wire [7:0] ZLC0_exp;
144
      assign ZLC0_exp = exp_next + 8'd1;
145
     wire [22:0] for_ZLC1_fra;
146
     assign for_ZLC1_fra = {22'd0, |ans_reg[2:0]};
147
148
     wire [22:0] ZLC1_fra;
```

```
149
     assign ZLC1_fra = ans_shift_reg + for_ZLC1_fra;
150
      wire [7:0] ZLC1_exp;
151
      assign ZLC1_exp = exp_next;
152
153
     wire [22:0] for_ZLC2_fra;
154
      assign for_ZLC2_fra = {22'd0, |ans_reg[1:0]};
155
      wire [22:0] ZLC2 fra:
156
     assign ZLC2_fra = ans_shift_reg + for_ZLC2_fra;
157
     wire [8:0] ZLC2 exp;
158
      assign ZLC2_exp = exp_next_zero - 9'd1;
159
     wire [22:0] for_ZLC3_fra;
160
     assign for_ZLC3_fra = {22'd0, ans_reg[0]};
161
162
      wire [22:0] ZLC3_fra;
163
     assign ZLC3_fra = ans_shift_reg + for_ZLC3_fra;
164
     wire [8:0] ZLC3_exp;
165
     assign ZLC3_exp = exp_next_zero - 9'd2;
166
167
     wire [22:0] ZLC lt3 fra;
168
     assign ZLC_lt3_fra = ans_shift_reg;
      wire [8:0] for ZLC lt3 exp;
169
170
      assign for_ZLC_lt3_exp = {4'd0, zero_count_reg};
171
     wire [8:0] for2_ZLC_lt3_exp;
172
     assign for2_ZLC_lt3_exp = {8'd0, 1'b1};
173
      wire [8:0] ZLC_lt3_exp;
174
      assign ZLC_lt3_exp = exp_next_zero - for_ZLC_lt3_exp + for2_ZLC_lt3_exp;
175
176
177
      always @(posedge clk) begin
          if (~reset) begin
178
179
              result <= 32'd0;
180
              // ready <= 1'b0:
181
              // valid <= 1'b0;
              op_big <= 28'd0;
182
              op_small <= 28'd0;
183
184
              exp big <= 8'd0;
185
              sig_big <= 1'b0;
              sig small <= 1'b0:
186
187
              exp_next <= 8'b0;
188
              sig next <= 1'b0:
189
              zero_count_reg <= 5'd0;</pre>
190
          end else begin
191
              if (op1_is_abs_bigger) begin
192
                  op big <= fra1;
193
                  // op_small <= fra2_shifted;</pre>
194
                  exp_big <= exp1;</pre>
195
                  sig_big <= sig1;
196
                  sig_small <= sig2;</pre>
197
                  case (shift 2)
198
                      8'd0 : op_small <= fra2;
199
                      8'd1 : op small <= fra2 >> 1;
200
                      8'd2 : op_small <= fra2 >> 2;
                      8'd3 : op small <= fra2 >> 3:
201
202
                      8'd4 : op_small <= fra2 >> 4;
                      8'd5 : op_small <= fra2 >> 5;
203
204
                      8'd6 : op_small <= fra2 >> 6;
205
                      8'd7 : op small <= fra2 >> 7;
206
                      8'd8 : op_small <= fra2 >> 8;
207
                      8'd9 : op small <= fra2 >> 9;
208
                      8'd10 : op_small <= fra2 >> 10;
                      8'd11 : op small <= fra2 >> 11:
209
210
                      8'd12 : op_small <= fra2 >> 12;
211
                      8'd13 : op small <= fra2 >> 13:
212
                      8'd14 : op_small <= fra2 >> 14;
                      8'd15 : op_small <= fra2 >> 15;
213
214
                      8'd16 : op_small <= fra2 >> 16;
215
                      8'd17 : op_small <= fra2 >> 17;
216
                      8'd18 : op_small <= fra2 >> 18;
217
                      8'd19 : op_small <= fra2 >> 19;
218
                      8'd20 : op_small <= fra2 >> 20;
219
                      8'd21 : op_small <= fra2 >> 21;
220
                      8'd22 : op small <= fra2 >> 22;
221
                      8'd23 : op_small <= fra2 >> 23;
222
                      8'd24 : op small <= fra2 >> 24;
223
                      8'd25 : op_small <= fra2 >> 25;
                      8'd26 : op_small <= fra2 >> 26;
224
225
                      default : op_small <= {27'd0, |fra2};</pre>
226
                  endcase
227
              end else begin
228
                 op big <= fra2:
229
                  // op_small <= fra1_shifted;</pre>
230
                  exp big <= exp2;
231
                  sig_big <= sig2;
```

```
232
                   sig_small <= sig1;</pre>
233
                   case (shift_1)
234
                       8'd0 : op_small <= fra1;
235
                       8'd1 : op_small <= fra1 >> 1;
236
                       8'd2 : op small <= fra1 >> 2;
237
                       8'd3 : op_small <= fra1 >> 3;
                       8'd4 : op_small <= fra1 >> 4;
238
                       8'd5 : op_small <= fra1 >> 5;
239
                       8'd6 : op_small <= fra1 >> 6;
240
241
                       8'd7 : op_small <= fra1 >> 7;
                       8'd8 : op small <= fra1 >> 8:
242
243
                       8'd9 : op_small <= fra1 >> 9;
244
                       8'd10 : op small <= fra1 >> 10;
245
                       8'd11 : op_small <= fra1 >> 11;
                       8'd12 : op_small <= fra1 >> 12;
246
247
                       8'd13 : op_small <= fra1 >> 13;
248
                       8'd14 : op_small <= fra1 >> 14;
249
                       8'd15 : op_small <= fra1 >> 15;
250
                       8'd16 : op small <= fra1 >> 16;
251
                       8'd17 : op_small <= fra1 >> 17;
252
                       8'd18 : op small <= fra1 >> 18;
253
                       8'd19 : op_small <= fra1 >> 19;
254
                       8'd20 : op_small <= fra1 >> 20;
255
                       8'd21 : op_small <= fra1 >> 21;
256
                       8'd22 : op_small <= fra1 >> 22;
257
                       8'd23 : op_small <= fra1 >> 23;
258
                       8'd24 : op_small <= fra1 >> 24;
259
                       8'd25 : op_small <= fra1 >> 25;
260
                       8'd26 : op_small <= fra1 >> 26;
                       default : op_small <= {27'd0, |fra1};</pre>
261
262
                  endcase
263
              end
264
              ans_reg <= ans;</pre>
265
              ans_shift_reg <= ans_shift;</pre>
266
              exp_next <= (exp_big + for_exp_next);</pre>
267
              sig_next <= sig_big;</pre>
268
              zero_count_reg <= zero_count;</pre>
              // if (ready) begin
269
270
                     ready <= 1'b0;
271
                     valid <= 1'b0:
              //
272
              // end
273
              if (zero count reg == 5'd0) begin
274
                  result <= {sig_next, ZLC0_exp, ZLC0_fra};</pre>
275
                  // ready <= 1'b1;
276
                   // valid <= 1'b1;
277
              end else if (zero_count_reg == 5'd1) begin
278
                  result <= {sig_next, ZLC1_exp, ZLC1_fra};</pre>
279
                   // ready <= 1'b1;
280
                   // valid <= 1'b1:
281
              end else if (zero_count_reg == 5'd2) begin
282
                  if (ZLC2_exp[8]) begin
283
                       result <= {sig_next, 8'd0, ZLC2_fra};//ここのfraに意味はない
284
                       // readv <= 1'b1:
285
                      // valid <= 1'b0;
286
                   end else begin
287
                       result <= {sig_next, ZLC2_exp[7:0], ZLC2_fra};</pre>
288
                       // ready <= 1'b1:
289
                       // valid <= 1'b1;
                  end
290
291
              end else if (zero_count_reg == 5'd3) begin
292
                  if (ZLC3 exp[8]) begin
293
                       result <= {sig_next, 8'd0, ZLC3_fra};</pre>
294
                       // readv <= 1'b1:
295
                       // valid <= 1'b0;
296
                   end else begin
297
                       result <= {sig_next, ZLC3_exp[7:0], ZLC3_fra};</pre>
298
                       // ready <= 1'b1;
299
                       // valid <= 1'b1;
300
                  end
301
              end else begin
302
                  if (ZLC_lt3_exp[8]) begin
303
                       result <= {sig_next, 8'd0, ZLC3_fra};</pre>
304
                       // ready <= 1'b1;
305
                       // valid <= 1'b0;
306
                   end else begin
                       result \leftarrow {sig_next, ZLC_lt3_exp[7:0], ZLC_lt3_fra};
307
                       // ready <= 1'b1;
308
                       // valid <= 1'b1;
309
310
                  end
              end
311
312
313
      end
314
```

315 endmodule

316 `default_nettype wire