

```
66
67
          reg [3:0] ans5_6_6;
68
          reg [24:0] x20_reg;
69
70
     //x / fra2 = ans ... amari
71
         wire [24:0] sub1 = fra1 - fra2:
          wire [24:0] \times 1 = (sub1[24] == 1'b1)? (fra1 << 1) : (sub1 << 1):
72
73
          assign ans1_6[3] = (sub1[24] == 1'b1) ? 1'b0 : 1'b1;
          wire [24:0] sub2 = x1 - fra2:
74
          wire [24:0] x2 = (sub2[24] == 1'b1) ? (x1 << 1) : (sub2 << 1);
75
          assign ans1 6[2] = (sub2[24] == 1'b1) ? 1'b0 : 1'b1:
76
77
          wire [24:0] sub3 = x2 - fra2;
78
          wire [24:0] \times 3 = (sub3[24] == 1'b1) ? (x2 << 1) : (sub3 << 1):
79
          assign ans1_6[1] = (sub3[24] == 1'b1) ? 1'b0 : 1'b1;
80
          wire [24:0] sub4 = x3 - fra2:
81
          wire [24:0] x4 = (sub4[24] == 1'b1) ? (x3 << 1) : (sub4 << 1);
          assign ans1 6[0] = (sub4[24] == 1'b1) ? 1'b0 : 1'b1;
82
83
84
85
          wire [24:0] sub5 = x4_reg - fra2_2;
          wire [24:0] x5 = (sub5[24] == 1'b1) ? (x4_reg << 1) : (sub5 << 1);
86
87
          assign ans2_6[3] = (sub5[24] == 1'b1) ? 1'b0 : 1'b1;
88
          wire [24:0] sub6 = x5 - fra2_2;
89
          wire [24:0] x6 = (sub6[24] == 1'b1) ? (x5 << 1) : (sub6 << 1);
90
          assign ans2_6[2] = (sub6[24] == 1'b1) ? 1'b0 : 1'b1;
91
          wire [24:0] sub7 = x6 - fra2 2;
 92
          wire [24:0] \times 7 = (sub7[24] == 1'b1) ? (x6 << 1) : (sub7 << 1);
          assign ans2_6[1] = (sub7[24] == 1'b1) ? 1'b0 : 1'b1;
93
          wire [24:0] sub8 = x7 - fra2_2;
          wire [24:0] x8 = (sub8[24] == 1'b1) ? (x7 << 1) : (sub8 << 1);
95
          assign ans2_6[0] = (sub8[24] == 1'b1) ? 1'b0 : 1'b1;
 96
97
98
          wire [24:0] sub9 = x8 req - fra2 3;
99
          wire [24:0] x9 = (sub9[24] == 1'b1) ? (x8_reg << 1) : (sub9 << 1);
100
          assign ans3_6[3] = (sub9[24] == 1'b1) ? 1'b0 : 1'b1;
101
          wire [24:0] sub10 = x9 - fra2_3;
102
          wire [24:0] \times 10 = (sub10[24] == 1'b1) ? (x9 << 1) : (sub10 << 1);
103
104
          assign ans3_6[2] = (sub10[24] == 1'b1) ? 1'b0 : 1'b1;
105
          wire [24:0] sub11 = x10 - fra2 3;
106
          wire [24:0] x11 = (sub11[24] == 1'b1) ? (x10 << 1) : (sub11 << 1);
107
          assign ans3 6[1] = (sub11[24] == 1'b1) ? 1'b0 : 1'b1;
108
          wire [24:0] sub12 = x11 - fra2_3;
109
          wire [24:0] x12 = (sub12[24] == 1'b1) ? (x11 << 1) : (sub12 << 1);
110
          assign ans 3_6[0] = (sub12[24] == 1'b1) ? 1'b0 : 1'b1;
111
112
113
          wire [24:0] sub13 = x12_reg - fra2_4;
114
          wire [24:0] x13 = (sub13[24] == 1'b1) ? (x12_reg << 1) : (sub13 << 1);
115
          assign ans4_6[3] = (sub13[24] == 1'b1) ? 1'b0 : 1'b1;
116
          wire [24:0] sub14 = x13 - fra2_4;
117
          wire [24:0] x14 = (sub14[24] == 1'b1) ? (x13 << 1) : (sub14 << 1);
118
          assign ans4_6[2] = (sub14[24] == 1'b1) ? 1'b0 : 1'b1;
119
          wire [24:0] sub15 = x14 - fra2 4;
          wire [24:0] \times 15 = (sub15[24] == 1'b1) ? (x14 << 1) : (sub15 << 1);
120
          assign ans4_6[1] = (sub15[24] == 1'b1) ? 1'b0 : 1'b1;
121
          wire [24:0] sub16 = x15 - fra2_4;
122
123
          wire [24:0] x16 = (sub16[24] == 1'b1) ? (x15 << 1) : (sub16 << 1);
          assign ans4 6[0] = (sub16[24] == 1'b1) ? 1'b0 : 1'b1;
124
125
126
127
          wire [24:0] sub17 = x16_reg - fra2_5;
          wire [24:0] x17 = (sub17[24] == 1'b1) ? (x16_reg << 1) : (sub17 << 1);
128
129
          assign ans5_6[3] = (sub17[24] == 1'b1) ? 1'b0 : 1'b1;
130
          wire [24:0] sub18 = x17 - fra2_5;
131
          wire [24:0] x18 = (sub18[24] == 1'b1) ? (x17 << 1) : (sub18 << 1);
          assign ans5_6[2] = (sub18[24] == 1'b1) ? 1'b0 : 1'b1;
132
133
          wire [24:0] sub19 = x18 - fra2_5;
134
          wire [24:0] x19 = (sub19[24] == 1'b1) ? (x18 << 1) : (sub19 << 1);
135
          assign ans5 6[1] = (sub19[24] == 1'b1) ? 1'b0 : 1'b1;
136
          wire [24:0] sub20 = x19 - fra2_5;
137
          wire [24:0] x20 = (sub20[24] == 1'b1) ? (x19 << 1) : (sub20 << 1);
138
          assign ans 5_6[0] = (sub20[24] == 1'b1) ? 1'b0 : 1'b1;
139
140
141
          wire [24:0] sub21 = x20_reg - fra2_6;
          wire [24:0] x21 = (sub21[24] == 1'b1) ? (x20_reg << 1) : (sub21 << 1);</pre>
142
143
          assign ans6 6[3] = (sub21[24] == 1'b1) ? 1'b0 : 1'b1;
144
          wire [24:0] sub22 = x21 - fra2 6;
          wire [24:0] x22 = (sub22[24] == 1'b1) ? (x21 << 1) : (sub22 << 1);
145
146
          assign ans6_6[2] = (sub22[24] == 1'b1) ? 1'b0 : 1'b1;
147
          wire [24:0] sub23 = x22 - fra2 6:
          wire [24:0] x23 = (sub23[24] == 1'b1) ? (x22 << 1) : (sub23 << 1);
148
```

```
149
          assign ans6_6[1] = (sub23[24] == 1'b1) ? 1'b0 : 1'b1;
150
          wire [24:0] sub24 = x23 - fra2_6;
          // wire [24:0] x24 = (sub24[24] == 1'b1) ? (x23 << 1) : (sub24 << 1);
151
          assign ans6_6[0] = (sub24[24] == 1'b1) ? 1'b0 : 1'b1;
152
153
154
          // wire [24:0] sub_p = x_p-1 - fra2;
          // wire [24:0] x_p = (sub_p[24] == 1'b1) ? (x_p-1 << 1) : (sub_p << 1);
155
156
          // assign ans_high[12-p] = (sub3[24] == 1'b1) ? 1'b0 : 1'b1;
157
158
          reg [8:0] ans_exp_2;
          reg [8:0] ans_exp_3;
159
160
          reg [8:0] ans_exp_4;
          reg [8:0] ans_exp_5;
161
162
          reg [8:0] ans_exp_6;
163
164
          wire [8:0] for_ans_exp;
165
          assign for_ans_exp = exp1 + 9'd127;
166
          wire [8:0] ans_exp;
167
          assign ans_exp = for_ans_exp - exp2;
168
169
          wire [8:0] ans_exp_6_minus1;
170
          assign ans_exp_6_minus1 = ans_exp_6 - 9'd1;
171
172
173
          always @(posedge clk) begin
174
              if (~reset) begin
175
                  result <= 32'd0;
                  ans1_6_2 <= 4'd0;
176
177
                  ans1_6_3 <= 4'd0;
178
                  ans1 6 4 <= 4'd0;
179
                  ans1_6_5 <= 4'd0;
180
                  ans1_6_6 <= 4'd0;
181
                  x4_reg <= 25'd0;
182
                  ans2_6_3 <= 4'd0;
183
                  ans2_6_4 <= 4'd0;
                  ans2 6 5 <= 4'd0:
184
185
                  ans2_6_6 <= 4'd0;
186
                  x8 reg <= 25'd0:
187
                  ans3_6_4 <= 4'd0;
                  ans3 6 5 <= 4'd0;
188
189
                  ans3_6_6 <= 4'd0;
190
                  x12_reg <= 25'd0;
191
                  ans4_6_5 <= 4'd0;
192
                  ans4_6_6 <= 4'd0;
193
                  x16_reg <= 25'd0;
194
                  ans5_6_6 <= 4'd0;
195
                  x20_reg <= 25'd0;
196
                  fra2_2 <= 25'd0;
197
198
                  fra2_3 <= 25'd0;
                  fra2_4 <= 25'd0;
199
200
                  fra2_5 <= 25'd0;
                  fra2 6 <= 25'd0;
201
202
                  ans_exp_2 <= 9'd0;
                  ans_exp_3 <= 9'd0;
203
204
                  ans_exp_4 <= 9'd0;
205
                  ans_exp_5 <= 9'd0;
206
                  ans_exp_6 <= 9'd0;
207
208
                  ans_sig_reg_2 \leftarrow 1'b0;
209
                  ans_sig_reg_3 <= 1'b0;
210
                  ans_sig_reg_4 \leftarrow 1'b0;
211
                  ans sig reg 5 <= 1'b0;
212
                  ans_sig_reg_6 \leftarrow 1'b0;
213
              end else begin
214
                  ans1_6_2 <= ans1_6;
215
                  ans1_6_3 <= ans1_6_2;
216
                  ans1_6_4 <= ans1_6_3;
217
                  ans1_6_5 <= ans1_6_4;
218
                  ans1_6_6 <= ans1_6_5;
219
                  x4_reg <= x4;
                  ans2_6_3 <= ans2_6;
220
221
                  ans2_6_4 <= ans2_6_3;
                  ans2_6_5 <= ans2_6_4;
222
223
                  ans2_6_6 <= ans2_6_5;
224
                  x8 req <= x8;
225
                  ans3_6_4 <= ans3_6;
226
                  ans3 6 5 <= ans3 6 4;
227
                  ans3_6_6 <= ans3_6_5;
228
                  x12 reg <= x12;
229
                  ans4_6_5 <= ans4_6;
230
                  ans4_6_6 <= ans4_6_5;
231
                  x16_reg <= x16;
```

```
232
                  ans5_6_6 <= ans5_6;
233
                  x20_reg <= x20;
234
235
                  fra2_2 <= fra2;
                  fra2_3 <= fra2_2;
236
237
                  fra2_4 <= fra2_3;
238
                  fra2_5 <= fra2_4;
239
                  fra2_6 <= fra2_5;
                  ans_exp_2 <= ans_exp;</pre>
240
241
                  ans_exp_3 <= ans_exp_2;</pre>
242
                  ans_exp_4 <= ans_exp_3;</pre>
243
                  ans_exp_5 <= ans_exp_4;
244
                  ans_exp_6 <= ans_exp_5;</pre>
245
                  ans_sig_reg_2 <= sig1 ^ sig2;</pre>
246
                  ans_sig_reg_3 <= ans_sig_reg_2;</pre>
247
                  ans_sig_reg_4 <= ans_sig_reg_3;</pre>
248
                  ans_sig_reg_5 <= ans_sig_reg_4;</pre>
249
                  ans_sig_reg_6 <= ans_sig_reg_5;</pre>
250
                  if (ans1_6_6[3] == 1'b1) begin
251
                       if (ans_exp_6[8] == 1'b1) begin
                          result <= 32'd0;
252
253
                      end else begin
254
                          result <= {ans_sig_reg_6, ans_exp_6[7:0], ans1_6_6[2:0], ans2_6_6, ans3_6_6, ans4_6_6, ans5_6_6, ans6_6};
255
256
                  end else begin
                      if (ans_exp_6_minus1[8] == 1'b1) begin
257
258
                          result <= 32'd0;
259
                       end else begin
260
                          result <= {ans_sig_reg_6, ans_exp_6_minus1[7:0], ans1_6_6[1:0], ans2_6_6, ans3_6_6, ans4_6_6, ans5_6_6, ans5_6_6, 1'b0};//最終ビットは速き
                      end
261
262
263
              end
264
265
      endmodule
```