

# UNIVERSITY OF BATANGAS – LIPA CAMPUS COLLEGE OF ENGINEERING AND ARCHITECTURE COMPUTER ENGINEERING

De Morgan's Theorem and Universal Logic Gates

## **Experiment #2**

Hardware Description Language

NAME: MEDEL, PAMELA AMOR V.

STUDENT NUMBER: 2120646

DATE OF SUBMISSION: DECEMBER 20, 2022

ENGR. CHARLES RAY JUANILLAS

**PROFESSOR** 

## **Output Screenshot:**



& ARCHITECTURE

Command Prompt osoft Windows [Version 10.0.19045.2364] c) Microsoft Corporation. All rights reserved. :\Users\pamvm>cd.. ::\Users>cd.. :\>dir Volume in drive C has no label. Volume Serial Number is D865-B202 Directory of C:\ 01/07/2022 03:45 pm <DIR> \$WINDOWS.~BT 25/09/2022 12:26 pm 30 AVScanner.ini 20/01/2022 01:08 pm Brother 03/07/2022 06:13 pm <DIR> ESD 19/01/2022 11:27 pm Intel 18/12/2022 06:27 pm iverilog 07/12/2019 05:14 pm PerfLogs 07/11/2022 03:29 pm Program Files 18/12/2022 11:13 am <DIR> Program Files (x86) 16/05/2022 11:05 am Users 15/12/2022 12:50 pm 1 File(s) <DIR> Windows 30 bytes 10 Dir(s) 135,234,678,784 bytes free

```
Command Prompt
                                                                                                                    П
                                                                                                                          ×
C:\>cd iverilog
C:\iverilog>dir
Volume in drive C has no label.
Volume Serial Number is D865-B202
Directory of C:\iverilog
18/12/2022 06:27 pm
                        <DIR>
18/12/2022 06:27 pm
                        <DIR>
19/09/2022
                                        bin
           08:02 am
                        <DIR>
                                        exercises
18/12/2022
           06:07 pm
                        <DIR>
09/10/2022
           09:43 pm
                        <DIR>
                                        exp
                                        Experiments
           09:00 pm
19/12/2022
                        <DIR>
19/09/2022
            08:02 am
                        <DTR>
                                        gtkwave
                                52 Icarus Verilog.url
18,902 icarus.ico
19/09/2022
           08:02 am
25/04/2004
           04:52 pm
                        <DIR>
19/09/2022
           08:02 am
                                        include
19/09/2022
            08:02 am
                        <DIR>
09/10/2022
                        <DTR>
                                        samples
            08:51 pm
19/09/2022
            08:02 am
                        <DIR>
                                        share
                               184,689 unins000.dat
           08:02 am
19/09/2022
           08:01 am
4 File(s)
                             3,153,063 unins000.exe
19/09/2022
                              3,356,706 bytes
              11 Dir(s) 135,234,678,784 bytes free
C:\iverilog>cd Experiments
C:\iverilog\Experiments>
```

C:\>cd iverilog
C:\iverilog>dir

COLLEGE OF ENGINEERING & ARCHITECTURE

```
Command Prompt
Volume in drive C has no label.
Volume Serial Number is D865-B202
Directory of C:\iverilog\Experiments
19/12/2022 09:00 pm
                               <DIR>
19/12/2022 09:00 pm
                               <DIR>
                                          1,825 7Segment.v
1,385 7Segment.vcd
948 Experiment1.v
19/12/2022 12:29 am
19/12/2022 12:33 am
18/12/2022 06:28 pm
19/12/2022 09:00 pm
                                          3,719 Experiment2.v
18/12/2022 09:25 pm
                                          3,996 Experiment3.v
18/12/2022
               11:08 pm
                                          1,872 Experiment4.v
19/12/2022 12:18 am
18/12/2022 07:04 pm
                                         2,577 Experiment5.v
                                             848 LabExp1.vcd
18/12/2022 09:25 pm
                                          4,510 LabExp3.vcd
18/12/2022 11:21 pm
                                          1,217 LabExp4.vcd
18/12/2022 17:12 pm
19/12/2022 12:18 am
19/12/2022 08:55 pm
12 File(s)
                                          2,206 LabExp5.vcd
                                        14,343 test
39,446 bytes
                   2 Dir(s) 135,231,193,088 bytes free
C:\iverilog\Experiments>iverilog -o test Experiment2.v
C:\iverilog\Experiments>vvp test
VCD info: dumpfile LabExp2.vcd opened for output.
 Command Prompt
DE MORGAN'S THEOREM
~((a)(b))
a=0, b=0, output=1
a=0, b=1, output=1
a=1, b=0, output=1
a=1, b=1, output=0
 (~a)+(~b)
a=0, b=0, output=1
a=0, b=1, output=1
a=1, b=0, output=1
a=1, b=1, output=0
Therefore, ~((a)(b)) == (~a)+(~b)
~(a+b)
a=0, b=0, output=1
a=0, b=1, output=0
a=1, b=0, output=0
a=1, b=1, output=0
(~a)(~b)
a=0, b=0, output=1
```

a=0, b=1, output=0 a=1, b=0, output=0 a=1, b=1, output=0

Therefore,  $\sim$ (a+b) == ( $\sim$ a)( $\sim$ b)



COLLEGE OF ENGINEERING & ARCHITECTURE

```
Therefore, ~(a+b) == (~a)(~b)

Part 1A: Verifying the OR Circuit
a=0, b=0, output=0
a=0, b=1, output=1
a=1, b=0, output=1
a=1, b=0, output=0
a=0, b=1, output=0
a=0, b=1, output=0
a=1, b=1, output=0
a=1, b=1, output=1
a=1, b=1, output=1


Part 2A: The NOR Circuit
a=1, b=1, output=1
a=1, b=1, output=0
a=0, b=1, output=1
a=1, b=2, output=1
a=1, b=3, output=1
a=1, b=3, output=1
a=1, b=4, output=1
Experiment2.v:162: $finish called at 48 (1s)

C:\iverilog\Experiments>_■
```




**GTKwave:** 

**PART 1A: Verifying OR Circuit** 




Part 1B: Verifying AND Circuit





#### Part 2A: The NOR Circuit



### Part 2B: The NAND Circuit

