



```
Completion Buffer cont
method ActionValue#(t) getToken() if(cnt.r0!==sz);
  cb[iidx].w0(Invalid);
  iidx <= iidx==sz-1 ? 0 : iidx + 1;
  cnt.w0(cnt.r0 + 1);
                                   getToken < put <
  return iidx;
                                   getResult < degResult
endmethod
method Action put(Token idx, t data);
  cb[idx].w1(Valid data);
endmethod
method t getResult() if(cnt.r1 !== 0 &&&
             (cb[ridx].r2 matches tagged (Valid .x));
              endmethod
  return x;
method Action deqResult if(cnt.r1!=0);
  cb[ridx].w2(Invalid);
  ridx <= ridx==sz-1 ? 0 : ridx + 1;
  cnt.wl(cnt.rl - 1);
endmethod
                  http://csg.csail.mit.edu/6.S078
                                                     L25-8
```






Dynamics of NB cache

- Memory side: Responses for Id misses come back in the mRespQ
 - retire the ld from the ld buff
 - search wait buff for addr match, then
 - if match is found go into the procWaitBuff mode and process all matching waiting misses. Proc requests are blocked off.
- Ld buff keeps issuing WB and mem requests as long as there are unfullfilled ld misses

May 14, 2012 http://csg.csail.mit.edu/6.S078 L25-11

Non-blocking Cache state declaration

```
Non-blocking Cache
   Processor-side request method
   method Action reg(TaggedMemReg x) if(!procWaitBuff);
     Index idx = truncate(x.req.addr>>2);
     Tag tag = truncateLSB(x.reg.addr);
     let lnSt = sArray.sub(idx);
     Bool tagMatch = tagArray.sub(idx) == tag;
     let sbMatch = stBuff.search(x.req.addr);
      let lbMatch = ldBuff.search(x.req.addr);
      if(lnSt!==Invalid && tagMatch)
       hitQ.enq(TypeHit{tag:x.tag, req:x.req,
                         data:Invalid});
      else if(lbMatch) waitBuff.enq(x);
      else if(x.req.op==St) stBuff.insert(x.req);
     else if(x.req.op==Ld && isValid(sbMatch))
       hitQ.enq(TypeHit{tag:x.tag, req:x.req,
                         data:sbMatch});
      else
        ldBuff.insert(x, lnSt==Dirty ? WrBack : FillReq);
    endmethod
May 14, 2012
                      http://csg.csail.mit.edu/6.S078
                                                        L25-13
```



```
Non-blocking Cache

Store hit rule

rule storeHit(hitQ.first.req.op==St);
let x = hitQ.first.req;
Index idx = truncate(x.addr>>2);
dataArray.upd(idx, x.data);
sArray.upd(idx, Dirty);
hitQ.deq;
endrule

same as Blocking cache

May 14, 2012 http://csg.csail.mit.edu/6.S078 L25-15
```

```
Non-blocking Cache
    load buff rule
    rule ldBuffUpdate;
      let u = ldBuff.usearch;
      if(u.valid)
        if(u.cst==FillReq) begin
          mReqQ.enq(MemReq{op:Ld, addr:u.addr, data:?});
          ldBuff.update(u.addr, FillResp);
        end
        else begin
          Index idx = truncate(u.addr>>2);
          wbQ.enq(MemReq{op:St,
                        addr: {tagArray.sub(idx),idx,2'b00},
                        data:dataArray.sub(idx)});
          mReqQ.enq(MemReq{op:Ld, addr:u.addr, data:?});
          compBuff.update(u.addr, FillResp);
        end
    endrule
                       http://csg.csail.mit.edu/6.S078
                                                          L25-16
May 14, 2012
```

```
Non-blocking Cache
memory response rule
rule mRespAvailable;
  let data = mRespQ.first.data;
  let addr = mRespQ.first.addr;
  Index idx = truncate(addr>>2);
  Tag tag = truncateLSB(addr);
  sArray.upd(idx, Clean);
  tagArray.upd(idx, tag);
  dataArray.upd(idx, data);
  let x <- ldBuff.remove(addr);</pre>
  hitQ.enq(TypeHit{tag:x.tag, req:x.req,
                    data:Valid (data)});
  if(waitBuff.search(addr))
    procWaitBuff <= True;</pre>
  else
    mRespQ.deq;
endrule
                  http://csg.csail.mit.edu/6.S078
                                                     L25-17
```

```
Non-blocking Cache
    wait buffer rule
    rule goThroughWaitBuff(procWaitBuff);
      let data = mRespQ.first.data;
      let addr = mRespQ.first.addr;
      let x = waitBuff.first;
      waitBuff.deg;
      if(x.req.addr==addr)
        hitQ.enq(TypeHit{tag:x.tag, req:x.req,
                          data: Valid (data) });
      else
        waitBuff.eng(x);
      if(!waitBuff.search(addr)) begin
        procWaitBuff <= False;
        mRespQ.deg;
      end
    endrule
May 14, 2012
                       http://csg.csail.mit.edu/6.S078
                                                          L25-18
```

```
Non-blocking Cache
    memory-side methods
     method ActionValue#(MemReq) wb;
        wbQ.deq;
        return wbQ.first;
      endmethod
     method ActionValue#(MemReq) mReq;
       mReqQ.deq;
        return mReqQ.first;
      endmethod
     method Action mResp(MemResp x);
       mRespQ.enq(x);
      endmethod
    endmodule
                                same as Blocking cache
May 14, 2012
                      http://csg.csail.mit.edu/6.S078
                                                       L25-19
```



Store buffer methods insert: when a cache miss occurs on a store search: associatively searched for Ld addresses remove: when a store moves to the write-back queue remove < search < insert

```
Store Buffer
    module mkStBuff(StBuff#(size));
      Vector#(size, EHR2#(Maybe#(MemReq))) buff
                            <- replicateM(mkEHR2(Invalid))
     Reg#(Bit#(TAdd#(TLog#(size),1))) iidx <- mkReg(0);</pre>
      EHR2#(Bit#(TAdd#(TLog#(size),1))) ridx <- mkEHR2(0);</pre>
      EHR2#(Bit#(TAdd#(TLog#(size),1))) cnt <- mkEHR2(0);</pre>
      Integer vsize = valueOf(size));
      Bit#(TAdd#(TLog#(size),1)) sz = fromInteger(vsize);
     method ActionValue#(MemReg) remove if(cnt.r0!=0);
        buff[ridx.r0].w0(Invalid);
        ridx.w0(ridx.r0==sz-1 ? 0 : ridx.r0 + 1);
        cnt.w0(cnt.r0 - 1);
        return fromMaybe(buff[ridx.r0].r0);
      endmethod
                                                         L25-22
May 14, 2012
                       http://csg.csail.mit.edu/6.S078
```

```
Store Buffer cont
 method Maybe#(Data) search(Addr a);
   Maybe#(Data) m = Invalid; let idx = ridx.rl;
    for(Integer i=0; i<vsize); i=i+1) begin</pre>
      if(isValid(buff[idx].r1) &&
        fromMaybe(buff[idx].rl).addr==a)
        m = Valid (fromMaybe(buff[idx].rl).data);
      idx = idx + 1;
    end
    return m;
  endmethod
 method Action insert(MemReq x) if(cnt.r1!==sz);
   buff[iidx].wl(Valid (x));
    iidx <= iidx==sz-1 ? 0 : iidx + 1;
    cnt.wl(cnt.rl + 1);
 endmethod
endmodule
                  http://csg.csail.mit.edu/6.S078
                                                    L25-23
```

Load buffer methods insert: when a cache miss occurs on a store search: associatively searched for Ld addresses remove: when a store moves to the write-back queue update: updates the ld status when a memory request is satisfied by the memory susearch: this search is needed to see if a Ld is is in Wb state or Fill state

```
Load Buffer
   module mkLdBuff(LdBuff#(size));
     Vector#(size, EHR3#(LdStatus))
                                        ldstA
                          <- replicateM(mkEHR3(Invalid));
     Vector#(size, EHR3#(TaggedMemReq)) buff
                          <- replicateM(mkEHR3U);
     EHR3#(Bit#(TAdd#(TLog#(size),1))) cnt <- mkEHR3(0);
     Integer vsize = valueOf(size));
     Bit#(TAdd#(TLog#(size),1)) sz = fromInteger(vsize);
     method ActionValue#(TaggedMemReq) remove(Addr a)
                                          if(cnt.r0!=0);
       Bit#(TLog#(size)) idx = 0;
       for(Integer i=0; i<vsize; i=i+1)</pre>
         if(buff[i].r0.req.addr==a)
           idx = fromInteger(i);
       return buff[idx].r0;
endmethod
May 14, 2012
                     http://csg.csail.mit.edu/6.S078
                                                     L25-25
```

```
Load Buffer cont
    method Action update(Addr a, LdStatus ldst);
      for(Integer i=0; i<vsize; i=i+1)</pre>
        if(ldstA[i].r2!==Invalid &&
                         buff[i].r2.req.addr==a)
          ldstA[i].w2(ldst);
    endmethod
    method TypeUpdate usearch;
      TypeUpdate u = TypeUpdate{valid:False, ldst:?,
                                  addr:?};
      for(Integer i=0; i<vsize; i=i+1)</pre>
        if(ldstA[i].r2==WrBack | | ldstA[i].r2==FillReq)
          u = TypeUpdate{valid:True, ldstA:ldstA[i].r2,
                          addr:buff[i].r2.req.addr};
      return u;
    endmethod
May 14, 2012
                       http://csg.csail.mit.edu/6.S078
                                                          L25-26
```

```
Load Buffer cont
 method Bool search(Addr a);
    Bool s = False;
    for(Integer i=0; i<vsize; i=i+1)</pre>
      if(ldstA[i].r1!=Invalid &&
                       buff[i].rl.req.addr==a)
        s = True;
    return s;
  endmethod
  method Action insert(TaggedMemReq x, LdStatus ldst)
                 if(cnt.r1!=sz);
    Bit#(TLog#(size)) idx = 0;
    for(Integer i=0; i<vsize; i=i+1)</pre>
      if(ldstA[i].r1==Invalid)
        idx = fromInteger(i);
        buff[idx].w1(x);
        ldstA[idx].w1(ldst);
        cnt.wl(cnt.rl + 1);
  endmethod
endmodule
                  http://csg.csail.mit.edu/6.S078
                                                     L25-27
```