



MIXED SIGNAL VLSI DESIGN (EE719)  
VENKATESWAR REDDY MURIKINATI (213070088)  
PART-3


3A)  
UNIT CELL\_1x




DAC:




DAC\_DUT:




## Test Setup for DC Simulations:



## Test Setup for AC simulations:



3B)



From the above differential output plot, we got minimum voltage as  $V_{min} = -420.1817\text{mV}$  at  $DIN=0$  and  $V_{max} = +420.2105\text{mV}$  at  $DIN=255$   
 And we have taken  $V_{FS}(\text{differential peak-to-peak}) = 840\text{mV}$   
 So  $V_{min\_ideal} = -0.5 \cdot V_{FS} = -420\text{mV}$  and  $V_{max\_ideal} = +0.5 \cdot V_{FS} = 420\text{mV}$   
 $V_{LSB} = (840\text{mV}) / 255 = 3.2941\text{mV}$

$\text{Offset} = V_{min} - V_{min\_ideal} = -420.1817\text{mV} - (-420\text{mV}) = -0.1817\text{mV}$   
 $\text{Offset (in LSB)} = -0.1817 / 3.2941 = -0.05515\text{LSB}$





$\text{Full Scale Error} = V_{max} - V_{max\_ideal} = 420.2105\text{mV} - 420\text{mV} = +0.2105\text{mV}$   
 $\text{Full Scale Error (in LSB)} = 0.2105 / 3.2941 = 0.0639\text{LSB}$

Gain error is the difference at the full scale value between the ideal and actual when offset has been reduced to zero. So we subtract the offset value from all data points.

$\text{Gain Error} = ((V_{out} @ DIN=255) - (V_{out} @ DIN=0)) / V_{LSB} - 255$   
 $= (420.2105\text{mV} - V_{offset}) - ((-420.1817\text{mV} - V_{offset})) / 3.2941\text{mV} - 255$   
 $= 0.329$


Offset(in LSB)	-0.05515
Full Scale Error(in LSB)	0.0639
Gain Error(in LSB)	0.329

From MATLAB,






3C) I have performed the Monte Carlo simulations for 20 samples.




From the above, we got that maximum and minimum voltages are +487.27mV and -487.204mV, and of the designed specifications are of +420mV and -420mV.



From the above histogram, we got that 1LSB has a mean=55.0049uA and a standard deviation=3.6783uA.

And from MATLAB, we got



### Command Window

```
>> Iunit  
  
Iunit =  
  
5.5005e-05  
  
>> Sigma_Iunit  
  
Sigma_Iunit =  
  
3.6784e-06  
  
>> max(dnl_rms)  
  
ans =  
  
0.0601  
  
>> max(inl_rms)  
  
ans =  
  
0.1608
```

*fx* >> |

From the above Command window, we got DNL\_RMS|max=0.0601 and INL\_RMS|max=0.1608 and also Sigma=3.6784\*e-6. Observe that both DNL and INL specification is met. desired.

From command window,  $\sigma_I = 3.67836 \mu$

and ~~mean~~ <sup>mean</sup>  $I_{LSB} = 55.0049 \mu$

$$\therefore \sigma_u = 0.06687$$

Segmented DAC, we have taken  $B_b = 2$  &  $B_t = 6$  bits

$$\text{also } \sigma_{DNL} = 2^{\frac{(B_b+1)}{2}} \sigma_u$$

$$\sigma_{INL} = 2^{\frac{(B_t-1)}{2}} \sigma_u$$

$$\Rightarrow \sigma_{DNL} = 2^{1.5} \sigma_u = 0.18857$$

$$\& \sigma_{INL} = 0.53496$$

for 99% yield (6 $\sigma$ )



$$\sigma_{DNL} = \frac{0.18857}{3} = \underline{\underline{0.06285}}$$

$$\sigma_{INL} = \frac{0.53496}{3} = \underline{\underline{0.17832}}$$

Actual(in LSB)	Theoretical(in LSB for 99% yield)
0.063	0.06285
0.178	0.17832

3D)


We have performed transient analysis with N=2048 and M=199 which corresponds to an input signal of  $1000 \cdot (199/2048) \text{ MHz} = 97.16 \text{ MHz}$





db20(dft((VT('VOUTP') - VT('VOUTN')) 1u 3.048u 131072 "Rectangular" 0 0 1))

2



From the above FFT plot, we notice that there is a highest peak at 97.16 MHz and the next highest Peak is at 194.32 MHz (2nd harmonic).


Reason: The harmonics are due to capacitive coupling which causes distortion during transitions.

**Outputs**

Measurement	Value
VT('VOUTP'...	
ENOB	7.7554315 (bits)
SINAD	48.450698 (dB)
SNR	48.450698 (dB)
SFDR	52.156539 (dBc)

**Outputs**

Measurement	Value
SNR	48.450698 (dB)
SFDR	52.156539 (dBc)
THD	0 (%)
Signal P...	-7.6567656 (dB)
DC Power	-73.677177 (dB)




The image shows a software window titled "Outputs" in red text. Inside the window is a table with two columns: "Measurement" and "Value". The table contains four rows of data. To the right of the table is a vertical scrollbar. Below the table is a horizontal scrollbar.


Measurement	Value
Signal Power	-7.6567656 (dB)
DC Power	-73.677177 (dB)
Noise Floor/Bin	-86.210463 (dB)
Noise Floor/rtHz	-143.09292 (dB)

To improve the SNDR we need to minimize the capacitance at the drain of cascode current source in unit cell.

We have performed transient analysis with  $N=2048$  and  $M=1023$  which corresponds to an input signal of  $1000 \cdot (1023/2048)$  MHz = 499.511MHz.







From the above FFT plot, we found a highest peak at 499.5117 MHz which corresponds to the input sinusoid and a second highest peak at around DC.

There are no harmonics here since the signal frequency is close to Nyquist frequency, so only the fundamental tone lies within the band

**Outputs**

Measurement	Value
VOUT	
ENOB	6.9970271 (bits)
SINAD	43.885103 (dB)
SNR	43.885103 (dB)
SFDR	49.808308 (dBc)
THD	0 (%)
Signal P...	-9.9846801 (dB)
DC Power	-56.40559 (dB)
Noise Fl...	-83.972783 (dB)
Noise Fl...	-140.85524 (dB)

3F)

For part 3D

SFDR	52.156dBc
SNDR	48.45dB
ENOB	7.755bits

For part 3E

SFDR	49.80dBc
SNDR	43.88dB
ENOB	6.997bits

3G)

I have done for part 3E i.e., frequency > 400 MHz.

The average power that I got from the below image (done using cadence pwr) is  $P_{avg} = 20.13 \text{ mW}$ .

getData("pwr" ?result "tran") avera... x

	time (s)	getData(...an") (W)	Expression	Value
1	0.000	18.38E-3	average(getData...	20.13E-3
2	39.06E-15	18.38E-3		
3	117.2E-15	18.38E-3		
4	273.4E-15	18.38E-3		
5	585.9E-15	18.39E-3		
6	1.211E-12	18.39E-3		
7	2.461E-12	18.39E-3		
8	4.961E-12	18.42E-3		
9	7.480E-12	18.45E-3		
10	10.00E-12	18.46E-3		
11	10.08E-12	18.45E-3		
12	10.39E-12	18.43E-3		
13	11.02E-12	18.41E-3		
14	12.28E-12	18.39E-3		
15	14.61E-12	18.39E-3		
16	17.92E-12	18.38E-3		
17	23.10E-12	18.38E-3		
18	31.74E-12	18.38E-3		
19	46.96E-12	18.38E-3		
20	77.39E-12	18.38E-3		
21	138.3E-12	18.38E-3		
22	260.0E-12	18.38E-3		
23	380.0E-12	18.38E-3		
24	500.0E-12	18.38E-3		
25	500.0E-12	18.38E-3		
26	500.2E-12	18.39E-3		
27	500.5E-12	18.39E-3		
28	501.1E-12	18.40E-3		
29	502.4E-12	18.43E-3		
30	504.6E-12	18.45E-3		
31	505.0E-12	18.45E-3		
32	505.5E-12	18.45E-3		
33	506.0E-12	18.45E-3		
34	506.1E-12	18.46E-3		
35	506.3E-12	18.51E-3		
36	506.4E-12	18.57E-3		
37	506.7E-12	18.88E-3		
38	507.0E-12	19.23E-3		
39	507.1E-12	19.18E-3		
40	507.2E-12	19.12E-3		
41	507.4E-12	19.07E-3		
42	507.4E-12	19.04E-3		
43	507.6E-12	18.98E-3		
44	508.0E-12	18.89E-3		
45	508.2E-12	18.83E-3		
46	508.4E-12	18.78E-3		
47	508.7E-12	18.73E-3		