


# EE-719 Project Part-2


## Venkateswar Reddy Murikinati(213070088)

2a)


Schematic of Fig.2:




Schematic of fig.3:



Schematic of fig.6 for  $bn=0$ :




Schematic of fig.6 for bn=1:




2b)


Min. size inverter:




Pass inverter:




Pass transistor setup:




2b\_schematic:














min. size inverter

PMOS

$W = 240n$

$L = 45n$

NMOS

$W = 120n$

$L = 45n$

poly + xor

PMOS

$W = 120n$


$L = 45n$

NMOS


$W = 120n$

$L = 45n$


2c)  
Scaled inverter




Buffer chain:



Test bench:











$$n = \frac{\ln\left(\frac{C_u}{C_l}\right)}{\ln(\beta)}$$

$$C \propto \text{Area}$$

$$C_u \propto \text{Area of } M_1$$

$$C_l \propto \text{Area of mm sized member}$$


$$\beta = e$$

$$n = \ln \left( \frac{1.6 \times 10^{-6} \times 120 \times 10^{-9}}{(120 \times 45 + 240 \times 45) 10^{-18}} \right)$$


$$= 2.552$$


$$\therefore \text{no. of stages} = 2$$

2d)unitcell:



Testbench:






model

M

R

②  
c)



working of column decoder:-

$B < 7:5 > \rightarrow$  ~~7:5~~

$\therefore C_0$  is connected to VDD  $\therefore C_0$  is always ON  
According to given code.

When

$B < 7:5 >$

columns active

000

•  $C_0$

001

•  $C_0, C_1$

010

•  $C_0, C_1, C_2$

011

•  $C_0, C_1, C_2, C_3$

100

•  $C_0, C_1, C_2, C_3, C_4$

101

•  $C_0, C_1, C_2, C_3, C_4, C_5$

110

•  $C_0, C_1, C_2, C_3, C_4, C_5, C_6$

111

•  $C_0, C_1, C_2, C_3, C_4, C_5, C_6$

working of Row decoder:-

$B < 4:2 >$

$\therefore R_7$  is connected to ground  $\therefore R_0$  is always OFF.



According to given code,  
when B < 4:2>

000  
001  
010  
011  
100  
101  
110  
111

Rows active

R<sub>0</sub>  
R<sub>0</sub>, R<sub>1</sub>  
R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>  
R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>  
R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, R<sub>4</sub>  
R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, R<sub>4</sub>, R<sub>5</sub>  
R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, R<sub>4</sub>, R<sub>5</sub>, R<sub>6</sub>

For 01010100

B < 7:5 > : 010  $\Rightarrow$  C<sub>0</sub>, C<sub>1</sub>, C<sub>2</sub> are active.

B < 4:2 > : 101  $\Rightarrow$  R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, R<sub>4</sub> are active.

	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>
R <sub>0</sub>	•	•	•					
R <sub>1</sub>	•	•	•					
R <sub>2</sub>	•	•	•					
R <sub>3</sub>	•	•	•					
R <sub>4</sub>	•	•	•					
R <sub>5</sub>	•	•						
R <sub>6</sub>	•	•						
R <sub>7</sub>	•	•						

For 0110100

$B \langle 7:5 \rangle : 011 \Rightarrow C_0, C_1, C_2, C_3$  are active

$B \langle 4:2 \rangle : 101 \Rightarrow R_0, R_1, R_2, R_3, R_4$  are active

	$C_0$	$C_1$	$C_2$	$C_3$	$C_4$	$C_5$	$C_6$	$C_7$
$R_0$	.	.	.	.				
$R_1$	.	.	.	.				
$R_2$	.	.	.	.				
$R_3$	.	.	.	.				
$R_4$	.	.	.	.				
$R_5$	.	.	.	.				
$R_6$	.	.	.	.				
$R_7$	.	.	.	.				

$R_5$

$R_5, R_6$

re -

