# Lab 5: Binary counter

# **Objectives**

The purpose of this laboratory exercise is to become familiar with the creation of sequential processes in VHDL, next to implement a clock enable signal to drive another logic with slower clock, and to design a binary counter.

#### Materials

You will use a push button on the CoolRunner-II CPLD starter board (XC2C256-TQ144, manual, schematic) as reset device, onboard clock signal with frequency of 10 kHz for synchronization, and 7-segment display as output device.



Figure 1: CoolRunner-II CPLD starter board

# 1 Preparation tasks (done before the lab at home)

1. Calculate how many periods of clock signal with frequency of  $10~\rm kHz$  contain time intervals  $4~\rm ms$ ,  $10~\rm ms$ ,  $250~\rm ms$ ,  $500~\rm ms$ , and  $1~\rm s$ . Write values in decimal, binary, and hexadecimal forms.

$$T_{clk} = \frac{1}{f_{clk}} =$$

Figure 2: Clock period

Freq Time Number of periods in binary in hex				Number of periods	Number of periods
	$\mathbf{Freq}$	$\mathbf{Time}$	Number of periods	in binary	in hex

Freq	Time	Number of periods	Number of periods in binary	Number of periods in hex
$100  \mathrm{Hz}$	$10~\mathrm{ms}$			
$4~\mathrm{Hz}$	$250~\mathrm{ms}$			
2  Hz	$500  \mathrm{ms}$			
1 Hz	1 sec			

2. See how to create a sequential process in VHDL.

## 2 Synchronize Git and create a new folder

- 1. Open a Linux terminal, change path to your Digital-electronics-1 working directory, and synchronize the contents with GitHub.
- 2. Create a new folder Labs/05-counter\_binary

#### 3 Clock enable VHDL code

To drive another logic in the design (with slower clock), it is better to generate a **clock enable signal** instead of creating another clock domain (using **clock dividers**) that would cause timing issues or clock domain crossing problems such as metastability, data loss, and data incoherency.

- 1. Create a new project in ISE titled binary\_counter for XC2C256-TQ144 CPLD device in location /home/lab661/Documents/your-name/Digital-electronics-1/Labs/05-counter\_binary
- 2. Create a new VHDL module clock\_enable, copy/paste the following code template, and run the synthesis (Implement Design > Synthesize XST).

```
architecture Behavioral of clock_enable is
    signal s cnt : unsigned(16-1 downto 0) := (others => '0');
begin
   -- domain. By default enable signal is low and generated pulse is
   p_clk_enable : process (clk_i)
   begin
        if rising_edge(clk_i) then
            if srst_n_i = '0' then
               s cnt <= (others => '0'); -- Clear all bits
               clk_en_o <= '0';
            elsif s_cnt >= (g_MAX-1) then
               s_cnt <= (others => '0');
                clk en o <= '1';
            else
                s_cnt <= s_cnt + 1;
                clk_en_o <= '0';
            end if;
        end if; -- Rising edge
    end process p_clk_enable;
end architecture Behavioral;
```

Generic allows us to pass information into an entity and component. Since a generic cannot be modified inside the architecture, it is like a constant.

3. Create a new VHDL test bench, simulate the module for different <code>g\_MAX</code> values, and verify that the reset works correctly. **Comment or remove** lines in generated test bench that contain <code>clock\_enable\_o\_process</code> process definition. The clock enable signal is generated by the VHDL module.

```
-- clock_enable_o_process :process
-- begin
-- clock_enable_o <= '0';
-- wait for clock_enable_o_period/2;
-- clock_enable_o <= '1';
-- wait for clock_enable_o_period/2;
-- end process;</pre>
```

# 4 Binary counter VHDL code

1. Create a new VHDL module binary\_cnt , copy/paste the following code template, and run the synthesis.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all; -- Provides unsigned numerical computation
entity binary_cnt is
generic (
   );
port (
   clk_i : in std_logic;
   srst_n_i : in std_logic; -- Synchronous reset (active low)
   en_i : in std_logic; -- Enable
   cnt_o : out std_logic_vector(g_NBIT-1 downto 0)
end entity binary_cnt;
architecture Behavioral of binary_cnt is
   signal s_cnt : unsigned(g_NBIT-1 downto 0) := (others => '0');
begin
   p_binary_cnt : process (clk_i)
   begin
       if srst_n_i = '0' then
             s_cnt <= (others => '0'); -- Clear all bits
          elsif en_i = '1' then
             s_cnt <= s_cnt + 1;
          end if;
       end if; -- Rising edge
   end process p_binary_cnt;
   cnt_o <= std_logic_vector(s_cnt);</pre>
end architecture Behavioral;
```

Note that an internal s\_cnt signal is used to implement the counter. This is because the output port

cnt\_o cannot be read and therefore the operation cnt\_o + 1 cannot be performed.

2. Create a new VHDL test bench, simulate the module for different g\_NBIT values and verify that the clock enable signal works correctly. Activate the reset signal at the beginning of the simulation for one clock period. In simulation you can use test bench loops as follows.

```
en_i <= '0';
srst_n_i <= '1'; wait for clk_i_period;

-- Reset activation
srst_n_i <= '0'; wait for clk_i_period;
srst_n_i <= '1';

-- Clock enable pulses
for i in 0 to 10 loop
    en_i <= '1'; wait for clk_i_period;
    en_i <= '0'; wait for clk_i_period*3;
end loop;</pre>
```




Figure 3: ISim simulation of binary counter

For std\_logic\_vector data type signals it is possible to change the numeric system in the simulation which represents the current state of the vector. Right-click the vector name (here cnt\_o[4:0]) and select Radix > Unsigned Decimal from the context menu. You can change the vector color by Signal Color as well.

### 5 Top level implementation of 4-bit counter

1. Create a new VHDL module top and copy/paste the following code template.

```
-- Implementation of 4-bit binary counter.
-- Xilinx XC2C256-TQ144 CPLD, ISE Design Suite 14.7
-- Copyright (c) 2019-2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
-- Library ieee;
use ieee.std_logic_1164.all;
```

```
entity top is
port (
    clk i
               : in std logic;
               : in std logic;
    disp_seg_o : out std_logic_vector(7-1 downto 0);
    disp_dig_o : out std_logic_vector(4-1 downto 0)
);
end entity top;
architecture Behavioral of top is
begin
    --- WRITE YOUR CODE HERE
    --- WRITE YOUR CODE HERE
    disp_dig_o <= "1110";</pre>
end architecture Behavioral;
```

2. Connect clock enable, binary counter, and hex to seven-segment decoder sub-blocks. Map g\_MAX generic to a hexadecimal value from preparation tasks table, map g\_NBIT to 4, and copy VHDL file of seven-segment decoder and Coolrunner UCF file to the working folder. Display 4-bit binary counter value on the 7-segment display, connect the reset to BTNO push button and make sure the 10kHz clock frequency is selected by JP1 jumper.




Figure 4: Binary counter top module




Figure 5: Binary counter structure

If top level module in Xilinx ISE has not changed automatically, do it manually: right click to top - Behavioral (top.vhd) line and select Set as Top Module.

3. Implement a four-bit binary counter to the Coolrunner-II board. Test all <code>g\_NPERIOD</code> period values from preparation task table.

# 6 Clean project and synchronize git

1. In Xilinx ISE, clean up all generated files in menu **Project > Cleanup Project Files...** and close the project using **File > Close Project**.

Warning: In any file manager, make sure the project folder does not contain any large (gigabyte) files. These can be caused by incorrect simulation in ISim. Delete such files.

2. Use git commands to add, commit, and push all local changes to your remote repository. Check the repository at GitHub web page for changes.

# Experiments on your own

- 1. Display 4-bit counter value with onboard LEDs.
- 2. Implement a second 8-bit counter with a different time base (ie. different clock enable value) and display its value using LEDs on the CPLD expansion board.
- 3. Complete your README.md file with notes and screenshots from simulation and implementation.