001.	The	8086 microprocessor addresses	h	ovtes of memory.	Α
	Α	1M	~	2M	
	С	3M	D	4M	
002.	Whic	th of the following instruction is not valid	d?		В
	Α	MOV AX, BX	В	MOV DS, 5000H	
	С	MOV AX, 5000H	D	PUSH AX	
003.		much memory is found in the transient	-		Α
		640k	В	64k	
004	_	320k	D	32k	
004.		instruction that is used to transfer the d and is	lata 1	rom source operand to destination	Α
	Α	data copy/transfer instruction	В		
	С	arithmetic/logical instruction	D	string instruction	
005.	_	th of the following is not a data copy/tra			С
	A	MOV	В	PUSH	
	_	DAS	D	POP	_
006.		ation code field is present in :	_	and the first of the second section of the	С
		programming language instruction			
007		machine language instruction	D	none of the mentioned	_
007.	_	achine language instruction format cons			С
	A C	Operand field	B D	Operation code field none of the mentioned	
സമ	_	Operation code field & operand field 8086 provides fourteen bit regi			Α
000.	A	16 bit	В	32 bit	^
		64 bit	D	8 bit	
009.	_	instructions that involve various string r	_		D
		branch instructions	В	flag manipulation instructions	_
		shift and rotate instructions	D	string instructions	
010.	The	length of the one-byte instruction is		J.	В
		2 bytes	В	1 byte	
	С	3 bytes	D	4 bytes	
011.	In wh	nich of the following addressing mode,	the o	offset is obtained by adding	C
	displ	acement and contents of one of the ba	se re	egisters?	
	Α	direct mode	В	register mode	
	С	based mode	D	indexed mode	
012.			bina	ry operands using 2s complement is a	D
	_	type of	_	10011	
	A	Ordinal	В	ASCII	
042	C	Packed BCD	D	integer	Ь
013.	_	nich of these modes, the immediate ope			В
	A C	register operand mode register and immediate operand	B D	immediate operand mode none of the mentioned	
	C	mode	D	none of the mentioned	
014	The	length of the one-byte instruction is			В
014.	A	2 bytes	В	1 byte	
	C	3 bytes	D	4 bytes	
015.		machine instruction format, S-bit is the	_	. 27133	С
	A	status bit	В	sign bit	-
	С	sign extension bit	D	none of the mentioned	
016.		feature of separated caches is			D
	Α	supports the superscalar organization	В	high bandwidth	
	С	low hit ratio	D	all of the mentioned	
017.	The i	instruction or segment that executes th	e flo	ating point square root instructions is	C
	Α	floating point square root segment	В	floating point division and square root	

segment

018		divider segment		none of the mentioned ss for data memory references in this	C
010.		the Cr O generates an	auuie	ss for data memory references in this	C
	stage is A prefetch stage	2	В	D1 (first decode) stage	
		ecode) stage	D	execution stage	
010	•	, •		ons from the instruction cache in	Α
013.	superscalar organi		structi	ons nom the instruction cache in	^
	A Prefetch stag		В	D1 (first decode) stage	
	C D2 (second d		D	Final stage	
020	(, •		Final Stage	D
UZU.	A CPU accesse	age the function perform	B	executes arithmetic/logic	ט
	A CFU accesse	s uala cache	Ь	_	
	C executes floa	ting point operations in	D	computations all of the mentioned	
	execution uni	ting point operations in	D	all of the mentioned	
024		ι : is true for the instructio	^ D∩[O*A io	Ь
UZ 1.					D
	A flags are unat C exceptions as		В	no operands are required	
	that of PUSH	enerated are same as	D	all of the mentioned	
000				ale national and a promount and have	Ь
UZZ.	•	e POSH A Instruction, tr	_	ck pointer is decremented by	В
	A 1 bit C 4 bits		B D	2 bits	
022		t rangaanta tha gatata a	_	16 bits	D
UZ3.		t represents the rotate s			D
	A RCL C ROR		B D	RCR	
024		ing is a floating point ov	_	All of the mentioned	D
U 2 4.		ing is a meaning point ex	Серис	on that is generated in case of integer	ט
	arithmetic?		В	overflow	
	A divide by zero C denormal ope		D D	all of the mentioned	
025			_	all of the mentioned	С
U 2 3.		ipeline is also known as	В	road forward stage	C
	A read back staC write back sta	•	D	read forward stage none of the mentioned	
026		•	_	ster of floating point unit is	D
020.	A 4 bytes	rai puipose iloatiilg poili	B	40 bytes	ט
	C 8 bytes		D	80 bits	
027		plications mainly require	_		С
UZI.	•	tion stream single data	В	multiple instruction stream single data	_
	stream	iion stream single data	D	stream	
		tion stream multiple data	n D	multiple instruction stream multiple	
	stream	non stream mattiple date		data stream	
028		t is used to exit the proc	edure		С
020.	A QUIT	t to doca to exit the proc	В	STOP	Ü
	C LEAVE		D	EXIT	
029.	_	t multiplies the content o	_	with a signed immediate operand is	С
020.	A MUL	t maniphoo tho comonic	В.	SMUL	Ŭ
	C IMUL		D	None of the mentioned	
030		owing addressing mode	_	ffset is obtained by adding	D
550.		the contents of SI?			ر
	A direct mode	and domained of Or:	В	register mode	
	C based mode		D	indexed mode	
031		or can read/write16bitda	_		Α
JJ 1.	A memory	or dair road, write robitue	В	I/O device	,-\
	C processor		D	register	
032		essor, the address bus is	_	•	ח

	A	12bit	В	10bit	
	<u>C</u>	16bit	D	20bit	_
		ourpose of the microprocessor is to cor			Α
	A	memory	В	switches	
004	C	processing	D	tasks	_
034.		cro processor is a chip integrating all th			В
	A	multiple	В	single	
025	C	double	D Eio	triple	D
U35.	A	TF is cleared		equal to MSB of operand (source) then OF is cleared	D
	C	TF is cleared TF is set	B D	OF is cleared OF is set	
036	_	Fiscalledas	D	Of its set	В
	A	serviceflag	В	sign flag	ם
	C	single flag	D	condition flag	
037		OFiscalledas	0	condition hag	Α
007.	A	overflow flag	В	overdue flag	
	C	one flag	D	over flag	
038.		nstruction that affects the flags is	_	ovo. nag	Α
	Α	IMUL	В	INSW	
	C	INSB	D	POP*A	
039.	The	16 bit flag of 8086 microprocessor is re	spon		Α
	Α	The condition of result of ALU	В	The condition of memory	
		operation		,	
	С	The result of addition	D	The result of subtraction	
040.	The	CFisknownas			Α
	Α	carryflag	В	condition flag	
	С	common flag	D	single flag	
	_	Common nay		single hag	
041.	_	arvard machine instruction sand data a	_		В
	In Ha A		_		В
	In Ha A C	arvard machine instruction sand data a Same RAM Both	re pre	esent in memory.	
042.	In Ha A C Lowl	arvard machine instruction sand data a Same RAM Both LevelLanguagescanbeunderstoodby	re pre B D	esent in memory. Separate RAM None	В
042.	In Ha A C Lowl A	arvard machine instruction sand data a Same RAM Both LevelLanguagescanbeunderstoodby Users	re pre B D	esent in memory. Separate RAM None Lay Men	
042.	In Ha A C Lowl A C	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine	re pre B D B	Separate RAM None Lay Men None	С
042.	In Ha A C Lowl A C	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand	B D B D data	esent in memory. Separate RAM None Lay Men None are present inmemory.	
042.	In Ha A C Lowl A C In V	arvard machine instruction sand data and Same RAM Both evelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM	re pre B D B D data B	Lay Men None Are present in memory. Lay Men None are present in memory. Separate RAMs	С
042. 043.	In Ha A C Lowl A C In V	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both	B D B D data	esent in memory. Separate RAM None Lay Men None are present inmemory.	C
042. 043. 044.	In Ha A C Lowl A C In V A C Syste	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines.	re pre B D B D data B	Separate RAM None Lay Men None are present inmemory. Separate RAMs None	С
042. 043. 044.	In Ha A C Lowl A C In V A C Syste A	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus	re pre B D B D data B D	Lay Men None Lay Men None are present inmemory. Separate RAMs None Control Bus	C
042. 043. 044.	In Ha A C Lowl A C In V A C Syste A	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus	re pre B D B D data B D	Lay Men None Lay Men None are present inmemory. Separate RAMs None Control Bus All	C A D
042. 043. 044. 045.	In Ha A C Lowl A C In V A C Syste A C	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face	re pre B D B D data B D	Lay Men None Lay Men None are present inmemory. Separate RAMs None Control Bus All	C
042. 043. 044. 045.	In Ha A C Lowl A C In V A C Syste A C Syste Appli	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face feations	re pre B D B D data B D	Separate RAM None Lay Men None are present inmemory. Separate RAMs None Control Bus All yeen (i)H/W (ii)S/W (iii) User	C A D
042. 043. 044. 045.	In Ha A C Lowl A C In V A C Syste A C Syste Appli A	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face cations (i)(ii)	B D data B D B D betw	esent in memory. Separate RAM None Lay Men None are present in memory. Separate RAMs None Control Bus All yeen (i)H/W (ii)S/W (iii) User (i)(iii)	C A D
042. 043. 044. 045.	In Ha A C Lowl A C Syste A C Syste Appli A	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face cations (i)(ii) (ii)(iii)	B D data B D between B D	esent in memory. Separate RAM None Lay Men None are present in memory. Separate RAMs None Control Bus All veen (i)H/W (ii)S/W (iii) User (i)(iii) All	C A D
042. 043. 044. 045.	In Ha A C Lowl A C Syste A C Syste Appli A	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face cations (i)(ii)	B D data B D between B D	esent in memory. Separate RAM None Lay Men None are present in memory. Separate RAMs None Control Bus All veen (i)H/W (ii)S/W (iii) User (i)(iii) All	C A D
042. 043. 044. 045.	In Ha A C Lowl A C In V A C Syste A C Syste A C If the	arvard machine instruction sand data are Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face (cations (i)(ii) (ii) (iii) ire are 8 address lines then the number	B D data B D between B D r of m	Separate RAM None Lay Men None are present inmemory. Separate RAMs None Control Bus All yeen (i)H/W (ii)S/W (iii) User (i)(iii) All nemory locations in the memory are	C A D
042. 043. 044. 045.	In Ha A C LowL A C In V A C Syste A C Syste A C If the	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face factions (i)(ii) (ii)(iii) are are 8 address lines then the number	re pre B D B D data B D betw B D r of m	Separate RAM None Lay Men None are present inmemory. Separate RAMs None Control Bus All veen (i)H/W (ii)S/W (iii) User (i)(iii) All nemory locations in the memory are	C A D
042. 043. 044. 045.	In Ha A C Lowl A C In V A C Syste A C Syste A C If the	arvard machine instruction sand data are Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face (cations (i)(ii) (ii)(iii) tre are 8 address lines then the number 8 128	B D data B D between B D r of m	Separate RAM None Lay Men None are present inmemory. Separate RAMs None Control Bus All yeen (i)H/W (ii)S/W (iii) User (i)(iii) All nemory locations in the memory are	C A D B
042. 043. 044. 045. 046.	In Ha A C LowL A C In V A C Syste A C Syste A C If the A C A C	arvard machine instruction sand data and Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face (i)(ii) (ii)(iii) are are 8 address lines then the number 8 128 B memory with 8bit data lines has	re pre B D B D data B D betw B D r of m	esent in memory. Separate RAM None Lay Men None are present in memory. Separate RAMs None Control Bus All veen (i)H/W (ii)S/W (iii) User (i)(iii) All nemory locations in the memory are 256 64 address lines	C A D
042. 043. 044. 045. 046.	In Ha A C Lowl A C In V A C Syste A C Syste A C If the	arvard machine instruction sand data are Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face (cations (i)(ii) (ii)(iii) tre are 8 address lines then the number 8 128	B D data B D between B D r of m B D	Separate RAM None Lay Men None are present inmemory. Separate RAMs None Control Bus All yeen (i)H/W (ii)S/W (iii) User (i)(iii) All nemory locations in the memory are	C A D B
042. 043. 044. 045. 046.	In Ha A C Lowl A C In V A C Syste A C Syste A C If the A C A C A C	arvard machine instruction sand data are Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face (cations (i)(ii) (ii)(iii) tre are 8 address lines then the number 8 128 128 128 128 128 132 122	B D data B D B D r of m B D B D	esent in memory. Separate RAM None Lay Men None are present in memory. Separate RAMs None Control Bus All veen (i)H/W (ii)S/W (iii) User (i)(iii) All nemory locations in the memory are 256 64 address lines 64 12	C A D B
042. 043. 044. 045. 046.	In Ha A C Lowl A C In V A C Syste A C Syste A C If the A C A C A C	arvard machine instruction sand data are Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face of cations (i)(ii) (ii)(iii) are are 8 address lines then the number 8 128 128 128 139 130 130 131 131 132 133	B D data B D B D r of m B D B D	esent in memory. Separate RAM None Lay Men None are present in memory. Separate RAMs None Control Bus All veen (i)H/W (ii)S/W (iii) User (i)(iii) All nemory locations in the memory are 256 64 address lines 64 12	C A D B
042. 043. 044. 045. 046.	In Ha A C LowL A C In V A C Syste A C Syste A C If the A C If the	arvard machine instruction sand data are Same RAM Both LevelLanguagescanbeunderstoodby Users Machine on Neumann machine instruction sand Same RAM both emBusisCollectionof lines. Address Bus Data Bus em software is considered a sinter face (i)(ii) (ii)(iii) ere are 8 address lines then the number 8 128 128 128 128 128 128 129 129 129 129 120 120 120 120 121 121 121 122 123 124 125 126 127 128 128 128 128 128 129 129 120 120 120 121 121 122 123 124 125 125 126 127 128 128 128 128 128 128 128 128 128 128	B D data B D between B D B D a Bus	esent in memory. Separate RAM None Lay Men None are present in memory. Separate RAMs None Control Bus All veen (i)H/W (ii)S/W (iii) User (i)(iii) All nemory locations in the memory are 256 64 address lines 64 12 8 is	C A D B

	user				
	Α	Computer Architecture	В	Computer Organization	
	С	Computer Design	D	None of these	
050.	In W	RITE control signal data transfer is bet			С
	Α	Memory , CPU	В	Memory , I/O	
	С	CPU , Memory	D	I/O , Memory	
051.	In 19	960s Texas institute invented			Α
	Α	Integrated circuits	В	Microprocessors	
	С	Vacuum tubes	D	Transistors	
052.		intel 8086 Microprocessor is a		rocessor	В
	Α	8-bit	В	16 -bit	
	С	32-bit	D	4-bit	_
053.		consists of the following Functional Ur			С
	Α	CU	В	ALU	
	C	Both	D	None	_
054.		ng the execution of a program which ge			С
	A	MDR	В	IR	
055	C	PC	D	MAR	
055.	_	main advantage of multiple bus organiz			Α
	Α	Reduction in the number of cycles for	В	Increase in size of the registers	
	_	execution	_	Nice of the con-	
050	C	Better Connectivity	D	None of these	_
056.		BP is indicated by	_	hit maintan	С
	A	binary pointer	В	bit pointer	
0E7	C	base pointer	D	digital pointer	
057.		index register is used to hold	D	Official register	Α
	A C	Memory register	B D	Offset register	
ΛEΟ	_	Segment memory		Offset memory	В
U30.		16-bit flag of microprocessor is responsible Condition of memory	B B		В
	Α	The condition of memory	Ь	The condition of result of ALU	
	С	The result of subtraction	D	operation The result of addition	
050		086 Microprocessor, the address bus is		bit wide	D
055.	A	12	В	bit wide 10	U
	C	16	D	20	
060	_	work of EU		20	В
000.	Α	Encoding	В	decoding	
	C	Processing	D	calculations	
061.		translates a byte from one code	_		Α
0011	Α	XLAT	В	XCHNG	,,
	C	POP	D	PUSH	
062.	_	8086 fetches instruction one after anot	_		Α
	Α	codesegment	В	IP	
	С	ES	D	SS	
063.	JS is	s called as			Α
	Α	Jump the signed bit	В	Jump single bit	
	С	Jump simple bit	D	Jump signal it	
064.		push source copies a word from source		. •	Α
	Α	Stack	В _	Memory	
	С	Destination	D	register	
065.	_	copies to consecutive words from men		•	В
	Α	ES	В	DS ——	
	С	SS	D	CS	
066.	The	extension that is essential for every as	semb	ly level program is	С

	Α	ASP	В	ALP	
	С	ASM	D	PGM	
067.	The	extension file that is must for a file to be	e acc	epted by the LINK as a valid object file	Α
	is				
	Α	OBJ file	В	EXE file	
	С	MASM file	D	DEBUG file	
068.	The	result of MOV AL, 65 is to store			В
	Α	Store 0100 0010 in AL	В	Store 0100 0001 in AL	
	С	Store 40 H in AL	D	Store 44 H in AL	
069.	_	edtowriteinto memory		0.010 11111117.12	В
••••	Α	RD	В	WR	
	C	RD/WR	D	CLK	
070	_	ress line for TRAP is		OLI.	В
0,0.	A	0023H	В	0024 H	
	C	0033H	D	0044 H	
071	_	ise of string instructions, the NMI interru	_		С
07 1.	_		ирг w В	-	C
	A C	initialisation of string	D	execution of some part of the string	
070	_	complete string is manipulated		the occurrence of the interrupt	_
0/2.		INTR signal can be masked by resettin	_		В
	A	TRAP flag	В	INTERRUPT flag	
070	C	MASK flag	D	DIRECTION flag	_
0/3.	_	process of storing the data in the stack			С
	A	pulling into	В	pulling out	
	C	pushing into	.D.	popping into	_
074.		ne storing of data words onto the stack			D
	Α	incremented by 1	В	decremented by 1	
	С	incremented by 2	D	decremented by 2	
075.	While	e retrieving data from the stack, the sta	ck po		В
	Α	incremented by 1	В	incremented by 2	
	С	decremented by 1	D	decremented by 2	
076.	Whic	ch of the following instruction is not valid	d		В
	Α	MOV AX, BX	В	MOV DS, 5000H	
	С	MOV AX, 5000H	D	PUSH AX	
077.	The	instruction that puses the contents of th	ne spe	ecified register/memory location on to	C
	the s	stack is			
	Α	PUSH F	В	POP F	
	С	PUSH	D	POP	
078.	Asse	embly language programs are written us	sing		В
	Α	Hex code	В	Mnenonics	
	С	ASCII Code	D	None of the above	
079.	If the	e pin LOCK (active low based) is low at	the ti	railing edge of the first ALE pulse, then	Α
		e start of the next machine cycle, the p			
	Α	Low	В	High	
	С	low or high	D	none of the mentioned	
080	_	stimate the size of an executable progr	_		D
000.		ramming methodology concerned is by			
	A	programs with more than one	В	programs with FAR subroutines each	
	, ·	segment for data and code	_	of size up to 64KB	
	С	•	D	all of the mentioned	
	C	programs with more than one	U	an or the mentioned	
004	۸	segment for stack	1 46-	lowest priority is siyon to the intermed	Р
υσΊ.		ng the five interrupts generated by 805			ט
	A	IEO	В	TF1	
000	C	TF0	D polo (RI St	_
uoZ.	1116	instruction, MOV AX, 1234H is an exan	ripie (וו	C

	Α			direct addressing mode	
003	C	immediate addressing mode	D st volu	based indexed addressing mode	D
003.	A	timer generates an interrupt, if the cour 00FFH	n van B	FF00H	ט
	C	OFFFH	D	FFFFH	
084.	Whi	ch of the following is not an addressing	mode	e of 8051?	D
	A	•	В	register specific instructions	
005	C	indexed addressing	D	none	Ь
	The A	instruction, RLA performs rotation of address register to left	R	rotation of accumulator to left	В
	C	rotation of address register to right			
086.	Both	the CISC and RISC architectures have			С
	Α	Cost	В	Time delay	
007	C	Semantic gap	D	All of the mentioned	
087.		directive is used to allocat			Α
	A C	DD RESERVE	B D	ALLOC SPACE	
naa	•	computer architecture aimed at reducing	_		В
000.	1110	computer aromicoture aimed at reducin	ig tile	time of execution of matractions is	
	A	CISC	В	RISC	
	С	ISA	D	ANNA	
089.	In80	86theoverflowflagissetwhen .			В
	Α	thesumismorethan16bits.	В	signed numbers goout of their range after	
	_		_	anarithmeticoperation.	
	C	carryandsign flagsareset.	D	subtraction	_
090.		Sun micro systems processors usually			D
	A C	CISC ULTRA SPARC	B D	ISA RISC	
091	•	6 microprocessor is interfaced to 8253 a	_		Δ
		ber by which the clock frequency on on			•
	Α	2 ¹⁶		2 ⁸	
	С	210	D	2 ²⁰	
002					С
UJZ.	A	1ns	В	10ns	C
	C	100ns	D	1s	
093.	8086	6 is interfaced to two 8259s (Programma	able i	nterrupt controllers). If 8259sare in	D
		ter slave configuration the number of in			
	808	Smicroprocessoris			
	Α	8	В	16	
004	C	15	D	64	_
094.		ch of the following statements regarding			С
	•	vs towards higher addresses ii) The stac he stack has a fixed size iv) The width o		, ,	
	Α	i and iii	л ше В	i and iv	
	C	ii and iv	D	iii and iv	
095.	•	MMX (Multimedia Extension) operands	_		С
	Α	General purpose registers	В	Banked registers	
	С	Float point registers	D	Graphic registers	
096.	Whi	ch of the following sequence that a micr	-		Α
	Α	Fetch, decode, execute	В	Fetch, execute, decode	
00=	С	Decode, fetch, execute	D	Execute, Decode, etch,	_
097.	_	many months does it take for a microp	_		В
	A	1	В	2	

098.	. Which of the following statement is related to the register array?					
	Α	It consists of an accumulator	В	It consist of registers like B, C, D, E,		
				H, L		
	С	Both a and b	D	None of the above		
099.	Wha	t is the purpose of zero flags in the 808	6 pro	cessor?	D	
	Α	Checks the arithmetic operation	В	Checks the logical operation		
	С	Includes bitwise logical instructions	D	Both a and c		
100.	The	directive that directs the assembler to s	start t	he memory allotment for a particular	C	
	segn	nent/block/code from the declared addi	ess is	3		
	Α	OFFSET	В	LABEL		
	С	ORG	D	GROUP		